2010 International Symposium on System on Chip最新文献_第4页

MCDA-based methodology for efficient 3D-design space exploration and decision 基于mcda的高效三维设计空间探索与决策方法

2010 International Symposium on System on Chip Pub Date : 2010-11-09 DOI: 10.1109/ISSOC.2010.5625544

N. Doan, F. Robert, Y. D. Smet, D. Milojevic

{"title":"MCDA-based methodology for efficient 3D-design space exploration and decision","authors":"N. Doan, F. Robert, Y. D. Smet, D. Milojevic","doi":"10.1109/ISSOC.2010.5625544","DOIUrl":"https://doi.org/10.1109/ISSOC.2010.5625544","url":null,"abstract":"Recently, the academic and industrial communities have proposed new technologies in order to overcome the physical limitations of the silicon, and among them 3D-Stacked Integrated Circuits (3D-SIC). Manufacturing of 3D-SICs consists in piling up conventional CMOS ICs and creating vertical interconnections between them. This offers new perspectives and levels of performance but the question of efficiently designing them arises since the solution space increases significantly. This paper presents a first approach based on a multi-criteria method in order to be able to efficiently design 3D-SIC. The aim of this work is to quickly explore the design space while considering the numerous criteria involved. This work is a first approach that shows a new design method based on the use of Multi- Criteria Decision Aid (MCDA) tools for efficient 3D-SIC design. The problem considered in this first approach is a global 3D-floorplanning. This work has shown that using MCDA tools can provide objective information that would not be available with the current conventional design methods. Those information provides deep analyses which could answer some of the questions a designer may have about the design space of a circuit. We believe that, with these promising results, this MCDA-based method will allow designers to overcome the growing complexity of designing 3D-SICs.","PeriodicalId":252669,"journal":{"name":"2010 International Symposium on System on Chip","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-11-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127949465","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Skip-links: A dynamically reconfiguring topology for energy-efficient NoCs 跳跃式链路:一种节能noc的动态重新配置拓扑

2010 International Symposium on System on Chip Pub Date : 2010-11-09 DOI: 10.4018/jertcs.2011070102

S. Hollis, C. Jackson

引用次数: 31

Efficient floating-point texture decompression 高效的浮点纹理解压缩

2010 International Symposium on System on Chip Pub Date : 2010-11-09 DOI: 10.1109/ISSOC.2010.5625555

T. Aarnio, C. Brunelli, T. Viitanen

引用次数: 2

On-line dependability enhancement of multiprocessor SoCs by resource management 基于资源管理的多处理器soc在线可靠性增强

2010 International Symposium on System on Chip Pub Date : 2010-09-29 DOI: 10.1109/ISSOC.2010.5625564

Timon D. ter Braak, S. T. Burgess, H. Hurskainen, H. Kerkhoff, B. Vermeulen, Xiao Zhang

引用次数: 21

LDPC decoder area, timing, and energy models for early quantitative hardware cost estimates LDPC解码器的面积，时间，和能源模型的早期定量硬件成本估计

2010 International Symposium on System on Chip Pub Date : 2010-09-01 DOI: 10.1109/ISSOC.2010.5625546

Matthias Korb, T. Noll

引用次数: 15