2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines最新文献_第7页

MRAPI Implementation for Heterogeneous Reconfigurable Systems-on-Chip 异构可重构片上系统的MRAPI实现

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.74

L. Gantel, M. A. Benkhelifa, F. Verdier, F. Lemonnier

引用次数: 1

Energy Reduction through Differential Reliability and Lightweight Checking 通过差别化可靠性和轻量化检查降低能耗

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.78

E. Kadrić, K. Mahajan, A. DeHon

{"title":"Energy Reduction through Differential Reliability and Lightweight Checking","authors":"E. Kadrić, K. Mahajan, A. DeHon","doi":"10.1109/FCCM.2014.78","DOIUrl":"https://doi.org/10.1109/FCCM.2014.78","url":null,"abstract":"As technology feature sizes shrink, aggressive voltage scaling is required to contain power density. However, this also increases the rate of transient upsets-potentially preventing us from scaling down voltage and possibly even requiring voltage increases to maintain reliability. Duplication with checking and triple-modular redundancy are traditional approaches to combat transient errors, but spending 2-3× the energy for redundant computation can diminish or reverse the benefits of voltage scaling. As an alternative, we explore the opportunity to use checking computations that are cheaper than the base computation they are guarding. We identify and evaluate the effectiveness of lightweight checks in a broad set of common FPGA tasks in scientific computing and signal and image processing. We find that the lightweight checks cost less than 14% of the base computation. Using an exponential model for the relationship between voltage and transient upset rate, we are able to show over 80% net energy reduction by aggressive voltage scaling without compromising reliability compared to operation at the nominal voltage.","PeriodicalId":246162,"journal":{"name":"2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124339666","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 7

High-Throughput and Low-Cost Hardware Accelerator for Privacy Preserving Publishing 高通量和低成本的隐私保护出版硬件加速器

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.77

Fumito Yamaguchi, H. Nishi

引用次数: 0

Low Power Reconfigurable Controllers for Wireless Sensor Network Nodes 无线传感器网络节点的低功耗可重构控制器

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.68

Vivek D. Tovinakere, O. Sentieys, Steven Derrien, Christophe Huriaux

引用次数: 5

UTOPIA: Generic User-Level Access to the Physical Memory Address Space for IP Core Debugging and Validation on FPGA Based PCIe Extension Cards 基于FPGA的PCIe扩展卡的IP核调试和验证的通用用户级访问物理内存地址空间

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.41

Hendrik Noll, Sebastian Siegert, Johannes Hiltscher, W. Rehm

引用次数: 0

MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations MixFX-SCORE:数据流计算的异构定点编译

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.64

Deheng Ye, Nachiket Kapre

{"title":"MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations","authors":"Deheng Ye, Nachiket Kapre","doi":"10.1109/FCCM.2014.64","DOIUrl":"https://doi.org/10.1109/FCCM.2014.64","url":null,"abstract":"Mixed-precision implementation of computation can deliver area, throughput and power improvements for dataflow computations over homogeneous fixed-precision circuits without any loss in accuracy. When designing circuits for reconfigurable hardware, we can exercise independent control over bitwidth selection of each variable in the computation. However, selecting the best precision for each variable is an NP-hard problem. While traditional solutions use automated heuristics like simulated annealing or integer linear programming, they still rely on the manual formulation of resource models, which can be tedious, and potentially inaccurate due to the unpredictable interactions between different stages of the FPGA CAD flow. We develop MixFX-SCORE, an automated tool-flow based on FX-SCORE fixed-point compilation framework and simulated annealing, to address this challenge. We outsource error analysis (Gappa++) and resource model generation (Vivado HLS, Logic Synthesis, Xilinx Place-and-Route) to external tools that offer a more accurate representation of error behavior (backed by proofs) and resource usage (based on actual utilization). We demonstrate 1.1-3.5x LUTs count savings, 1-1.8x DSP count reductions, and 1-3.9x dynamic power improvements while still satisfying the accuracy constraints when compared to homogeneous fixed-point implementations.","PeriodicalId":246162,"journal":{"name":"2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines","volume":"77 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134410979","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Floorplanning for Partially-Reconfigurable FPGA Systems via Mixed-Integer Linear Programming 基于混合整数线性规划的部分可重构FPGA系统平面规划

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines Pub Date : 1900-01-01 DOI: 10.1109/FCCM.2014.61

Marco Rabozzi, J. Lillis, M. Santambrogio

引用次数: 30