International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.最新文献_第4页

Power-performance trade-offs for reconfigurable computing 可重构计算的功率性能权衡

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI: 10.1109/CODES+ISSS.2004.49

Juanjo Noguera, R. Badia

引用次数: 7

Low energy security optimization in embedded cryptographic systems 嵌入式密码系统的低能耗安全优化

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI: 10.1109/CODES+ISSS.2004.38

C. Gebotys

引用次数: 0

Automatic synthesis of system on chip multiprocessor architectures for process networks 用于过程网络的片上多处理器体系结构的自动综合

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI: 10.1109/CODES+ISSS.2004.8

B. Dwivedi, Anshul Kumar, M. Balakrishnan

引用次数: 3

A loop accelerator for low power embedded VLIW processors 用于低功耗嵌入式VLIW处理器的环路加速器

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI: 10.1109/CODES+ISSS.2004.1

B. Mathew, A. Davis

{"title":"A loop accelerator for low power embedded VLIW processors","authors":"B. Mathew, A. Davis","doi":"10.1109/CODES+ISSS.2004.1","DOIUrl":"https://doi.org/10.1109/CODES+ISSS.2004.1","url":null,"abstract":"The high transistor density afforded by modern VLSI processes has enabled the design of embedded processors that use clustered execution units to deliver high levels of performance. However, delivering data to the execution resources in a timely manner remains a major problem that limits ILP. It is particularly significant for embedded systems where memory and power budgets are limited. A distributed address generation and loop acceleration architecture for VLIW processors is presented. This decentralized on-chip memory architecture uses multiple SRAMs to provide high intra-processor bandwidth. Each SRAM has an associated stream address generator capable of implementing a variety of addressing modes in conjunction with a shared loop accelerator. The architecture is extremely useful for generating application specific embedded processors, particularly for processing input data which is organized as a stream. The idea is evaluated in the context of a fine grain VLIW architecture executing complex perception algorithms such as speech and visual feature recognition. Transistor level Spice simulations are used to demonstrate a 159x improvement in the energy delay product when compared to conventional architectures executing the same applications.","PeriodicalId":127038,"journal":{"name":"International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.","volume":"52 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122810040","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 8

Exploiting polymorphism in HW design: a case study in the ATM domain 在硬件设计中利用多态性:ATM领域的案例研究

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI: 10.1109/CODES+ISSS.2004.26

L. Pomante

引用次数: 0

Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management 应用于高速交通管理的多处理器SoC平台并行编程模型

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI: 10.1109/CODES+ISSS.2004.46

P. Paulin, Chuck Pilkington, M. Langevin, E. Bensoudane, G. Nicolescu

引用次数: 3