发布求助
文献互助 智能选刊 最新文献

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit最新文献

筛选
英文 中文
Third-generation architecture boosts speed and density of field-programmable gate arrays 第三代架构提高了现场可编程门阵列的速度和密度
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186197
R. B. Ravel
{"title":"Third-generation architecture boosts speed and density of field-programmable gate arrays","authors":"R. B. Ravel","doi":"10.1109/ASIC.1990.186197","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186197","url":null,"abstract":"A third-generation family of field-programmable gate arrays (FPGAs) that utilizes a combination of architectural and process improvements and features up to twice the density and speed of currently available FPGA devices is discussed. The architecture allows complete and efficient automated design implementation of FPGA-based designs, as well as maximum density and performance. User-configurable on-chip static memory resources further contribute to the high integration levels available to users of the third-generation devices.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123830817","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Simulation techniques for VLSI circuits VLSI电路的仿真技术
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186077
S.S. Chung
{"title":"Simulation techniques for VLSI circuits","authors":"S.S. Chung","doi":"10.1109/ASIC.1990.186077","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186077","url":null,"abstract":"The current status of existing simulators and their implementation techniques for VLSI circuits are reviewed. The basic algorithms upon which simulators are built are reviewed and practical implementation adopting the existing simulation program are described. Particular emphasis is placed on introducing the basics of computational techniques required for implementing DC, AC, and transient analysis as well as novel techniques for improving simulation accuracy or speed-up techniques. One specific feature is the demonstration of several experimental simulators. Some important areas for future research are also identified.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"75 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123985905","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An efficient two-dimensional pipeline architecture for digital signal processing operation 一种高效的二维管道结构，用于数字信号处理操作
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186137
P. Mukherjee
{"title":"An efficient two-dimensional pipeline architecture for digital signal processing operation","authors":"P. Mukherjee","doi":"10.1109/ASIC.1990.186137","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186137","url":null,"abstract":"An efficient two-dimensional pipelined systolic architecture which can perform convolution operations in 2n+b/2 time units as opposed to O(bn) time needed for the sequential algorithm on a single processor is discussed. A very efficient pipelined multiplier, which enjoys all the merits of a systolic scheme and can be made a part of an ASIC library of medium-scale integration (MSI) cells, is also briefly discussed.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122153613","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Mixed-level simulation with a Zycad simulation engine 混合级仿真与Zycad仿真引擎
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186117
A.T. Eiriksson
{"title":"Mixed-level simulation with a Zycad simulation engine","authors":"A.T. Eiriksson","doi":"10.1109/ASIC.1990.186117","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186117","url":null,"abstract":"A mixed behavioral- and gate-level simulator is described. The unique feature is that the gate-level modules of a design are simulated using a simulation engine, while a host computer simulates the behavioral-level modules and enforces the synchronization between the host computer and engine. The behavioral models are described using a high-level process-oriented behavioral specification language BSL. Runtime experiments show that the simulator speeds-up the simulation of systems of size ( Hash gates, Hash lines BSL) in ((25 K, 2 K), (50 K, 10 K)) by a factor of 5-7 times, compared to the compatible software simulator.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"83 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121033920","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Mixed-signal ASIC simulation via an analog modeling package 混合信号ASIC仿真通过模拟建模包
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186144
U. Ko, S. Schenck, B. Van Eerden, W. Locke, M. Rumsey, J. Sackett
{"title":"Mixed-signal ASIC simulation via an analog modeling package","authors":"U. Ko, S. Schenck, B. Van Eerden, W. Locke, M. Rumsey, J. Sackett","doi":"10.1109/ASIC.1990.186144","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186144","url":null,"abstract":"Problems in designing mixed-signal ASICs come from different simulation accuracy requirements and, as a result, different modeling approaches for analog and digital circuits. The conventional design styles for mixed-signal ASICs use two separate simulators, such as a SPICE-like simulator for analog circuits and a logic simulation for digital circuits. This approach is engineering-intensive, time-consuming, and error-prone. To solve these problems, the analog modeling package (AMP) has been developed. The authors describe how the AMP presents a systematic solution to mixed-signal simulation on a pure digital-logic simulator. In the AMP, analog behavioral models are created by connecting parameterized building blocks in a schematic capture tool with SPICE-characterized data. Then a chip-level mixed-signal design verification is implemented on one simulator to eliminate errors. An analog-signal trace file is also created for automatic test program generation. This solution significantly enhances the competitiveness of mixed-signal design and development in cost, cycle-time, and first-pass success.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117195532","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Interfacing test equipment to high density chip-on-tape 将测试设备连接到高密度的磁带上芯片
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186178
R. Nelson, B. Williams, G. Westbrook
{"title":"Interfacing test equipment to high density chip-on-tape","authors":"R. Nelson, B. Williams, G. Westbrook","doi":"10.1109/ASIC.1990.186178","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186178","url":null,"abstract":"Test hardware interface requirements for testing high-pin-count ASIC TAB (tape automated bonding) products are discussed. Test solutions which have been proven in a production environment are described. Test-on-tape using the techniques illustrated has proven viable for high-speed bipolar gate arrays having 360 leads with 0.004 in lead width and 0.008 in lead pitch in the (outer lead bond) and test area. Successfully testing small pitch outer leads of TAB products requires the combination of electrical, mechanical, and thermal designs to be controlled within specific tolerances. The final testing of TAB ASICs is performed after all other value added processes have been completed. Therefore, an understanding of the factors which impact final test yield is essential.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"950 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126997328","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An ASIC digital motion control unit 一个ASIC数字运动控制单元
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186136
J. Pasanen, O. Vainio, H. Tenhunen, P. Jahkonen, S. Ovaska
{"title":"An ASIC digital motion control unit","authors":"J. Pasanen, O. Vainio, H. Tenhunen, P. Jahkonen, S. Ovaska","doi":"10.1109/ASIC.1990.186136","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186136","url":null,"abstract":"A digital motion control system with primary applications in automatic elevator doors is presented. Digital signal processing methods are used for generating exponential waveforms for the drive motor. The unit keeps track of the actual speed of motion and the corresponding door position. Thus, the time consumed by door motion is minimized, and smooth acceleration and deceleration phases are achieved. The proposed algorithm results have been implemented in an efficient bit-serial ASIC implementation.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121740288","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
UNI-MOS: a unified SPICE built-in MOSFET model for circuit simulation and lifetime evaluation UNI-MOS:用于电路仿真和寿命评估的统一SPICE内置MOSFET模型
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186122
S. Chung, Jam-Wem Lee, Y. Chen, Po-Chin Hsu
{"title":"UNI-MOS: a unified SPICE built-in MOSFET model for circuit simulation and lifetime evaluation","authors":"S. Chung, Jam-Wem Lee, Y. Chen, Po-Chin Hsu","doi":"10.1109/ASIC.1990.186122","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186122","url":null,"abstract":"A lightly doped drain (LDD) MOS device model for circuit simulation in SPICE is described. UNI-MOS includes a consistent set of DC (I-V), AC (C-V), and hot electron degradation effect models. For the I-V and C-V models, results for achieving accurate and computationally efficient models of both conventional and LDD MOSFETs with submicron channel length are described. Strategies for implementing the hot electron effect in the circuit simulator for predicting the lifetime of a device or circuit in a VLSI environment are demonstrated.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122264632","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Oversampled A/D and D/A converters for VLSI system integration 用于VLSI系统集成的过采样A/D和D/A转换器
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186149
T. Ritoniemi, V. Eerola, T. Karema, H. Tenhunen
{"title":"Oversampled A/D and D/A converters for VLSI system integration","authors":"T. Ritoniemi, V. Eerola, T. Karema, H. Tenhunen","doi":"10.1109/ASIC.1990.186149","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186149","url":null,"abstract":"The basic principles of oversampled noise-shaping analog-digital (A/D) and digital-analog (D/A) converters are presented. Basic operation and theory behind sigma-delta modulation are reviewed. The different structures of the sigma-delta converters are described, and the concepts of designing modulators and digital filters are discussed. The latest designs are reviewed.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122303890","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
An overview of the design methods and tools used in bipolar analog arrays 双极模拟阵列的设计方法和工具概述
Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI: 10.1109/ASIC.1990.186078
R. Sparkes
{"title":"An overview of the design methods and tools used in bipolar analog arrays","authors":"R. Sparkes","doi":"10.1109/ASIC.1990.186078","DOIUrl":"https://doi.org/10.1109/ASIC.1990.186078","url":null,"abstract":"Developments in the area of integrated circuit design methods and computer-aided design tools used in high-frequency (>100 MHz) bipolar arrays are discussed. The developments that occurred in digital integrated circuit design in the areas of simulation, modeling, critiquing, layout, verification, and testing are outlined. From this outline, the ways bipolar analog engineers adapted to these developments are discussed.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124441062","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信