发布求助
文献互助 智能选刊 最新文献

8th Euromicro Conference on Digital System Design (DSD'05)最新文献

筛选
英文 中文
State assignment for PAL-based CPLDs 基于pal的cpld的状态分配
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.71
R. Czerwinski, D. Kania
{"title":"State assignment for PAL-based CPLDs","authors":"R. Czerwinski, D. Kania","doi":"10.1109/DSD.2005.71","DOIUrl":"https://doi.org/10.1109/DSD.2005.71","url":null,"abstract":"In the paper, the state assignment methods of the finite state machines for PAL-based structures are presented. A main feature of the PAL-cell is a limited number of product terms (k-AND-gates) that are connected to a single sum (OR-gate). Function, which is the sum of p-implicants, when p/spl ne/k, does not take full advantage of the cell. When p>k, implementation is multi-cell (so multi-level). The main idea of solving this problem is to count the number of product terms during the process of state assignment. First algorithm leads to automata which take advantage of the number of PAL-cell terms. Second approach is dedicated to state assignment of fast automata. Methods based on primary and secondary merging conditions are presented. In one of the most basic states of the logic synthesis of sequential devices, the elements referring to restrictions of PAL-based CPLDs are taken into account.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130418780","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 20
Validation of embedded systems using formal method aided simulation 使用形式化方法辅助仿真的嵌入式系统验证
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.75
D. Karlsson, P. Eles, Zebo Peng
{"title":"Validation of embedded systems using formal method aided simulation","authors":"D. Karlsson, P. Eles, Zebo Peng","doi":"10.1109/DSD.2005.75","DOIUrl":"https://doi.org/10.1109/DSD.2005.75","url":null,"abstract":"This paper proposes a validation approach, based on simulation, which addresses problems related to both state space explosion of formal methods and low coverage of informal methods. Formal methods, in particular model checking, are used to aid the simulation process in certain situations in order to boost coverage. The invocation frequency of the model checker is dynamically controlled by estimating certain parameters, based on statistics collected previously during the same validation session, in order to minimise verification time and at the same time achieve reasonable coverage. The approach has been demonstrated feasible by numerous experimental results.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"117 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124977937","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Optimization of a bus-based test data transportation mechanism in system-on-chip 片上系统中基于总线的测试数据传输机制的优化
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.59
Anders Larsson, E. Larsson, P. Eles, Zebo Peng
{"title":"Optimization of a bus-based test data transportation mechanism in system-on-chip","authors":"Anders Larsson, E. Larsson, P. Eles, Zebo Peng","doi":"10.1109/DSD.2005.59","DOIUrl":"https://doi.org/10.1109/DSD.2005.59","url":null,"abstract":"The increasing amount of test data needed to test SOC (system-on-chip) entails efficient design of the TAM (test access mechanism), which is used to transport test data inside the chip. Having a powerful TAM shorten the test time, but it costs large silicon area to implement it. Hence, it is important to have an efficient TAM with minimal required hardware overhead. We propose a technique that makes use of the existing bus structure with additional buffers inserted at each core to allow test application to the cores and test data transportation over the bus to be performed asynchronously. The non-synchronization of test data transportation and test application makes it possible to perform concurrent testing of cores while test data is transported in a sequence. We have implemented a Tabu search based technique to optimize our test architecture, and the experimental results indicate that it produces high quality results at low computational cost.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117228476","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 18
A novel method of two-stage decomposition dedicated for PAL-based CPLDs 一种新的基于pal的cpld两阶段分解方法
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.10
D. Kania, Józef Kulisz, A. Milik
{"title":"A novel method of two-stage decomposition dedicated for PAL-based CPLDs","authors":"D. Kania, Józef Kulisz, A. Milik","doi":"10.1109/DSD.2005.10","DOIUrl":"https://doi.org/10.1109/DSD.2005.10","url":null,"abstract":"A PAL-based logic block is the core of great majority of contemporary CPLD devices. The purpose of the paper is to present a novel method of two-stage PAL decomposition. The idea of the method consist in sequential search for a decomposition providing feasibility of implementation of the free block in a PAL-based logic block containing a limited number of product terms. The proposed approach is an alternative to the classical method based on two-level minimization of separate single-output functions. Results of experiments, which are also presented, prove that the proposed algorithm leads to significant reduction of chip area in relation to the classical method, especially for CPLD structures consisting of PAL-based logic blocks containing 2/sup i/ (a power of 2) product terms.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124125224","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Functional test generation remote tool 功能测试生成远程工具
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.42
E. Bareisa, V. Jusas, K. Motiejunas, R. Seinauskas
{"title":"Functional test generation remote tool","authors":"E. Bareisa, V. Jusas, K. Motiejunas, R. Seinauskas","doi":"10.1109/DSD.2005.42","DOIUrl":"https://doi.org/10.1109/DSD.2005.42","url":null,"abstract":"The same circuit may be described at algorithmic, behavioral or gate level. Test generation is usually performed for every level separately. We introduce a test generation approach based on test selection by means of simulation at algorithmic level of circuit description. The generated test could be applied to VHDL behavioral level as test bench. This test shows high fault coverage at equivalent gate level. The test selection procedure relies on the model of input stuck-at faults transmissions to output. The application of test frames allows sequential circuits to consider like combinational ones. The proposed method is implemented in the test generation program that is available on the Internet as freeware. The experiment shows efficiency of the proposed method.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121677470","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Hardware virtual components compliant with communication system standards 硬件虚拟组件符合通信系统标准
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.44
N. Abdelli, P. Bomel, E. Casseau, A. Fouilliart, C. Jégo, P. Kajfasz, B. Gal, N. L. Heno
{"title":"Hardware virtual components compliant with communication system standards","authors":"N. Abdelli, P. Bomel, E. Casseau, A. Fouilliart, C. Jégo, P. Kajfasz, B. Gal, N. L. Heno","doi":"10.1109/DSD.2005.44","DOIUrl":"https://doi.org/10.1109/DSD.2005.44","url":null,"abstract":"In this paper, we focus on the design of a communication system based on reusing IP cores. Traditional methods for designing hardware cores for this kind of applications use a RTL specification. However, they suffer from heavy limitations that prevent them from efficiently addressing the algorithmic complexity and the high flexibility required by the various application profiles. For this reason, we propose to raise the abstraction level of the specification and introduce the notion of architectural flexibility by benefiting from the emerging high-level synthesis tools. From a single behavioral-level VHDL specification, we are able to generate a variety of architectures, compliant with the most important communication standards. This technique has been successfully applied to the most important IP cores (synchronization IP, Viterbi IP and Reed-Solomon decoder IP cores) of the DVB-DSNG digital video-broadcasting standard.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133015859","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Coefficient bit reordering method for configurable FIR filtering on folded bit-plane array 折叠位平面阵列上可配置FIR滤波的系数位重排序方法
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.26
V. Ciric, I. Milentijevic
{"title":"Coefficient bit reordering method for configurable FIR filtering on folded bit-plane array","authors":"V. Ciric, I. Milentijevic","doi":"10.1109/DSD.2005.26","DOIUrl":"https://doi.org/10.1109/DSD.2005.26","url":null,"abstract":"The goal of this paper is development of coefficient bit reordering method for configurable FIR filtering that will enable correct mapping of operations onto functional units of folded bit-plane FIR filtering array, regardless to coefficient number and length. The reordering method is derived in mathematical form and used to synthesize a configurable hardware module that feeds folded array with coefficient bits in proper order. On-the-fly reconfiguration of filtering array is achieved by reconfiguration of hardware module that implements reordering algorithm. Possibilities for throughput increasing by reducing filtering parameters are explored. The derived module is able to handle feeding of folded bit-plane array with different number of coefficients and coefficient length, and it is able to increase the throughput of folded system in cases where filtering with reduced number of taps or coefficient length is performed.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"92 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124642691","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Cost-effective VLSI design of non linear image processing filters 具有成本效益的VLSI非线性图像处理滤波器设计
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.28
S. Saponara, Michele Cassiano, S. Marsi, R. Coen, L. Fanucci
{"title":"Cost-effective VLSI design of non linear image processing filters","authors":"S. Saponara, Michele Cassiano, S. Marsi, R. Coen, L. Fanucci","doi":"10.1109/DSD.2005.28","DOIUrl":"https://doi.org/10.1109/DSD.2005.28","url":null,"abstract":"This paper presents a design methodology suitable for the cost-effective and real-time implementation of nonlinear image processing algorithms. Starting from high-level functional descriptions the proposed optimization flow simplifies the designer's duty to achieve a low complexity and low power realization in CMOS technology (FPGA and/or ASIC) with low accuracy loss for the implemented algorithm. As an application case study the paper describes the design of a system, based on a Retinex-like algorithm, to improve the visual quality of images acquired in bad lighting conditions.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126715255","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Hardware-based implementation of the common approximate substring algorithm 基于硬件的通用近似子串算法实现
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.45
K. Kent, S. V. Schaick, J. Rice, Patricia A. Evans
{"title":"Hardware-based implementation of the common approximate substring algorithm","authors":"K. Kent, S. V. Schaick, J. Rice, Patricia A. Evans","doi":"10.1109/DSD.2005.45","DOIUrl":"https://doi.org/10.1109/DSD.2005.45","url":null,"abstract":"An implementation of an algorithm for string matching, commonly used in DNA string analysis, using configurable technology is proposed. The design of the circuit allows for pipelining to provide a performance increase. The proposal is unique in that we suggest a design that is specific to certain parameters of the problem, but may be reused for any particular instance of the problem that matches these parameters. The use of a field programmable gate array allows the implementation to be instance specific, thus ensuring maximal usage of the hardware. Analysis and preliminary results based on a prototype implementation are presented.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"2010 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125987895","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
SystemC-based design methodology for reconfigurable system-on-chip 基于systemc的可重构片上系统设计方法
8th Euromicro Conference on Digital System Design (DSD'05) Pub Date : 2005-08-30 DOI: 10.1109/DSD.2005.72
Yang Qu, Kari Tiensyrjä, J. Soininen
{"title":"SystemC-based design methodology for reconfigurable system-on-chip","authors":"Yang Qu, Kari Tiensyrjä, J. Soininen","doi":"10.1109/DSD.2005.72","DOIUrl":"https://doi.org/10.1109/DSD.2005.72","url":null,"abstract":"Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technology-dependent tools have been developed, but a system-level design methodology to support system analysis and fast design space exploration is missing. In this paper, we present a SystemC-based system-level design approach. The main focuses are the resource estimation to support system analysis and reconfiguration modeling for fast performance simulation. The approach was applied in a real design case of a WCDMA detector on a commercially available reconfigurable platform. The runtime reconfiguration was used and the design showed 40% area saving when compared to a functionally equivalent fixed system and 30 times better in processing time when compared to a functionally equivalent pure software design.","PeriodicalId":119054,"journal":{"name":"8th Euromicro Conference on Digital System Design (DSD'05)","volume":"15 2 Suppl 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122392184","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 22
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信