International Symposium on Systems Synthesis最新文献_第5页

Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study 过程网络的多处理器映射:JPEG解码案例研究

International Symposium on Systems Synthesis Pub Date : 2002-10-02 DOI: 10.1109/ISSS.2002.1227154

E. Kock

引用次数: 43

Formal Analysis of the iKP Electronic Payment Protocols iip电子支付协议的形式化分析

International Symposium on Systems Synthesis Pub Date : 2002-08-20 DOI: 10.1007/3-540-36532-X_25

K. Ogata, K. Futatsugi

引用次数: 39

Programming models for network processors 网络处理器的编程模型

International Symposium on Systems Synthesis Pub Date : 2001-09-30 DOI: 10.1145/500001.500049

A. Jerraya, P. Paulin, R. Norman, Feliks J. Welfeld

引用次数: 3

New design paradigms: what needs to be standardized? 新的设计范式:什么需要标准化?

International Symposium on Systems Synthesis Pub Date : 2001-09-30 DOI: 10.1145/500001.500023

W. Rosenstiel, B. Bailey, M. Fujita, G. Gao, Rajesh K. Gupta, P. Panda

引用次数: 0

Architectures for one billion of transistors 十亿晶体管的架构

International Symposium on Systems Synthesis Pub Date : 2000-09-20 DOI: 10.1145/501790.501805

M. Valero

{"title":"Architectures for one billion of transistors","authors":"M. Valero","doi":"10.1145/501790.501805","DOIUrl":"https://doi.org/10.1145/501790.501805","url":null,"abstract":"Transistor budgets have been increasing at a very fast pace in the last years. This increasing transistor density will lead next generation processors to have a billion transistors available. It is the task of the computer architect to find the best way to use them.Out of order superscalar processors exploit parallelism at the finer grain, exploiting Instruction Level Parallelism (ILP). They issue multiple instructions per cycle, often in an order other than the specified by the programmer, using branch prediction and other speculative execution techniques in order to increase the available parallelism.Very Long Instruction Word (VLIW) processors also exploit parallelism at the instruction level, but they mostly rely on the compiler to detect the available parallelism. This increased compiler role allows a simpler design, and can be run at a faster clock rate, compensating for the loss of ILP.Chip Multiprocessors (CMP) join several narrow superscalar/VLIW components into a single processor, and mostly rely on the Thread Level Parallelism (TLP) for performance. The small and simple components can also run at a faster clock rate compensating for the loss of ILP, and significantly increasing throughput.Simultaneous Multithreaded (SMT) processors are based on wide superscalars, and exploit both ILP and TLP by issuing instructions from several different threads to the same pipeline, obtaining the benefits of TLP without sacrificing the ILP on single-threaded applications.For each of these options we will need to find the best balance between performance, design complexity, and power consumption among other factors. Also, the frontiers between them are not clear, and many intermediate design points can be found which leads to better/simpler/cheaper processors for the next generation of high performance computers.","PeriodicalId":118601,"journal":{"name":"International Symposium on Systems Synthesis","volume":"78 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126162543","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Synthesis of low-power selectively-clocked systems from high-level specification 从高级规格合成低功耗选择性时钟系统

International Symposium on Systems Synthesis Pub Date : 2000-07-01 DOI: 10.1145/348019.348050

L. Benini, P. Vuillod, C. J. Coelho, G. Micheli

引用次数: 12

On the Rapid Prototyping and Design of a Wireless Communication System on a Chip 芯片上无线通信系统的快速原型设计

International Symposium on Systems Synthesis Pub Date : 1999-11-01 DOI: 10.1109/ICCAD.1999.810720

B. Kelley

引用次数: 0

Breakpoints and Breakpoint Detection in Source Level Emulation 源级仿真中的断点和断点检测

International Symposium on Systems Synthesis Pub Date : 1998-04-01 DOI: 10.1145/290833.290843

G. Koch, U. Kebschull, W. Rosenstiel

引用次数: 14

An Efficient ILP-Based Scheduling Algorithm for Control-Dominated VHDL Descriptions 一种基于ilp的控制主导VHDL描述调度算法

International Symposium on Systems Synthesis Pub Date : 1997-10-01 DOI: 10.1145/268424.268428

M. Münch, M. Glesner, N. Wehn

引用次数: 2

Real-time systems specification and verification 实时系统规范和验证

International Symposium on Systems Synthesis Pub Date : 1995-09-13 DOI: 10.1145/224486.224502

J. Sifakis

引用次数: 3