2014 International Conference on Computational Intelligence and Communication Networks最新文献

Research on Flow Control of all Vanadium Flow Battery Energy Storage Based on Fuzzy Algorithm 基于模糊算法的全钒液流电池储能流量控制研究

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2016-12-01 DOI: 10.1109/CICN.2016.143

D. Tao, Wang Wei, Zhang Xin, Li Aikui

引用次数: 0

Towards Reliable Clustering of English Text Documents Using Correlation Coefficient 利用相关系数实现英语文本文档的可靠聚类

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.121

Hrishikesh Bhaumik, Biswanath Chakraborty, A. Mukherjee, S. Bhattacharyya, Manojit Chattopadhyay

引用次数: 4

Score-Informed Source Separation Based on Real-Time Polyphonic Score-to-Audio Alignment and Bayesian Harmonic Model 基于实时复调乐谱-音频比对和贝叶斯谐波模型的乐谱信息源分离

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.149

Juanjuan Cai, Yiyun Guo, Hui Wang, Ying Wang

引用次数: 2

A Decision-Tree Based Approach for Mutation Testing 基于决策树的突变检测方法

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.245

Reena, Jyotiprakash Choudhary

引用次数: 0

Plagiarism Detection by Identifying the Keywords 基于关键词识别的抄袭检测

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.154

Sandipan Dutta, D. Bhattacharjee

引用次数: 4

Real Time Autonomous Irrigation Module Design 实时自主灌溉模块设计

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.251

A. Singh, Jahnvi Tiwari, Ashish Yadav, Swastik Gupta

引用次数: 2

A Novel Metal-Plate Monopole Antenna for DTV Application 一种用于数字电视的新型金属板单极天线

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.14

Longdan Tan, Guowei Yan

引用次数: 1

Development and Application in English Teaching Translation Software Based on CCS 基于CCS的英语教学翻译软件的开发与应用

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.235

Hou Shusheng

引用次数: 2

Revitalization of Gain Flatness and Bit-Error Rate for an EDFA-WDM System EDFA-WDM系统增益平坦度和误码率的恢复

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.62

Deepika Verma, S. Meena

引用次数: 2

Implementation for Multiplying IEEE 754-2008 Binary 32 Bit Number Using Verilog 用Verilog实现IEEE 754-2008二进制32位数字相乘

2014 International Conference on Computational Intelligence and Communication Networks Pub Date : 2014-11-14 DOI: 10.1109/CICN.2014.213

Amit Kumar, Snehprabha Lad

{"title":"Implementation for Multiplying IEEE 754-2008 Binary 32 Bit Number Using Verilog","authors":"Amit Kumar, Snehprabha Lad","doi":"10.1109/CICN.2014.213","DOIUrl":"https://doi.org/10.1109/CICN.2014.213","url":null,"abstract":"The main aim of this paper is to design a parameterized 32 bit floating point multiplier which is based on IEEE 754-2008 binary interchange format. The proposed work is capable of checking overflow and underflow using corresponding flags by flagger circuit. In this design rounding modes are also considered based on the two bit control signal provided as input such as round to nearest even, round to zero, round to positive infinity and round to negative infinity for better accuracy of output result. The delay summary report generated presents a chart of some of the delay list in implementing the design, the numbers of signals are completely routed in this design. The total gate delay is 22.94ns. The xpower analyzer tool is used to calculate power of this implemented design which comes out to be 34mw. The proposed design of floating point multiplier format is implemented on Xilinx virtex-6, Xp6gls240t family, 40 nm technology, which is having top level source as HDL, the synthesis tool used is XST (Verilog/Vhdl), and the preferred language is Verilog. The core is verified against Xilinx floating point multiplier and simulation has been done on unified ISE simulator.","PeriodicalId":6487,"journal":{"name":"2014 International Conference on Computational Intelligence and Communication Networks","volume":"21 1","pages":"1011-1015"},"PeriodicalIF":0.0,"publicationDate":"2014-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81780206","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3