发布求助
文献互助 智能选刊 最新文献

2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip最新文献

筛选
英文 中文
A Mixed Verification Strategy Tailored for Networks on Chip 一种适合片上网络的混合验证策略
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2012-05-09 DOI: 10.1109/NOCS.2012.26
G. Tsiligiannis, L. Pierre
{"title":"A Mixed Verification Strategy Tailored for Networks on Chip","authors":"G. Tsiligiannis, L. Pierre","doi":"10.1109/NOCS.2012.26","DOIUrl":"https://doi.org/10.1109/NOCS.2012.26","url":null,"abstract":"This paper targets the development of a verification methodology for Networks on Chip. We advocate the use of formal methods to guarantee an unambiguous expression of the specifications. A previous theorem proving based solution enables the verification of high-level properties for NoC communication algorithms, it deliberately addresses abstract NoC descriptions and ignores implementation details. We suggest here a complementary approach, oriented toward Assertion-Based Verification, that focuses on the verification of RT level implementations, also applicable to the on-line checking of robustness properties.","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"76 1","pages":"161-168"},"PeriodicalIF":0.0,"publicationDate":"2012-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86315228","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers 一个开源的互连网络模拟器，用于芯片多处理器和超级计算机
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2012-05-09 DOI: 10.1109/NOCS.2012.19
Pablo Abad Fidalgo, P. Prieto, L. G. Menezo, Adrian Colaso, Valentin Puente, J. Gregorio
{"title":"TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers","authors":"Pablo Abad Fidalgo, P. Prieto, L. G. Menezo, Adrian Colaso, Valentin Puente, J. Gregorio","doi":"10.1109/NOCS.2012.19","DOIUrl":"https://doi.org/10.1109/NOCS.2012.19","url":null,"abstract":"As in other computer architecture areas, interconnection networks research relies most of the times on simulation tools. This paper announces the release of an open-source tool suitable to be used for accurate modeling from small CMP to large supercomputer interconnection networks. The cycle-accurate modeling of TOPAZ can be used standalone through synthetic traffic patterns and application-traces or within full-system evaluation systems such as GEMS or GEM5 effortlessly. In fact, we provide an advanced interface that enables the replacement of the original lightweight but optimistic GEMS and GEM5 network simulator with limited performance impact on the simulation time. Our tests indicate that in this context, underestimating network modeling could induce up to 50% error in the performance estimation of the simulated system. To minimize the impact of detailed network modeling on simulation time, we incorporate mechanisms able to attenuate the higher computational effort, reducing in this way the slowdown of the full system simulation with accurate performance estimations. Additionally, in order to evaluate large-scale networks, we parallelize the simulator to be able to optimize memory resources with the growing number of cores available per chip in the simulation farms. This allows us to simulate node networks exceeding one million of routers with up to 70% efficiency in a multithreaded simulation running on twelve cores.","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"63 1","pages":"99-106"},"PeriodicalIF":0.0,"publicationDate":"2012-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"84946675","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 80
Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation 基于预约的大规模体系结构仿真芯片网络时序模型
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2012-05-09 DOI: 10.1109/NOCS.2012.18
J. Navaridas, Behram Khan, Salman Khan, P. Faraboschi, M. Luján
{"title":"Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation","authors":"J. Navaridas, Behram Khan, Salman Khan, P. Faraboschi, M. Luján","doi":"10.1109/NOCS.2012.18","DOIUrl":"https://doi.org/10.1109/NOCS.2012.18","url":null,"abstract":"Architectural simulation is an essential tool when it comes to evaluating the design of future many-core chips. However, reproducing all the components of such complex systems precisely would require unreasonable amounts of computing power. Hence, a trade off between accuracy and compute time is needed. For this reason most state-of-the-art tools do not have accurate models for the networks-on-chip, and rely on timing models that permit fast-simulation. Generally, these models are very simplistic and disregard contention for the use of network resources. As the number of nodes in the network-on-chip grows, fluctuations with contention and other parameters can considerably affect the accuracy of such models. In this paper we present and evaluate a collection of timing models based on a reservation scheme which consider the contention for the use of network resources. These models provide results quickly while being more accurate than simple no-contention approaches.","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"18 1","pages":"91-98"},"PeriodicalIF":0.0,"publicationDate":"2012-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86209391","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support 基于广播的高效相干协议支持的异构NoC设计
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2012-05-09 DOI: 10.1109/NOCS.2012.14
M. Lodde, J. Flich, M. Acacio
{"title":"Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support","authors":"M. Lodde, J. Flich, M. Acacio","doi":"10.1109/NOCS.2012.14","DOIUrl":"https://doi.org/10.1109/NOCS.2012.14","url":null,"abstract":"Chip Multiprocessor Systems (CMPs) rely on a cache coherency protocol to maintain memory access coherence between cached data and main memory. The Hammer coherency protocol is appealing as it eliminates most of the space overhead when compared to a directory protocol. However, it generates much more traffic, thus stressing the NoC and having worse performance in terms of power consumption. When using a NoC with built-in broadcast support network utilization is lowered but does not solve completely the problem as acknowledgment messages are still sent from each core to the memory access requestor. In this paper we propose a simple control network that collects the acknowledgement messages and delivers them with a bounded and fixed latency, thus relieving the NoC from a large amount of messages. Experimental results demonstrate on a 16-tile system with the control network that execution time improves up to 17%, with an average improvement of about 7.5%. The control network has negligible impact on area when compared to the switches.","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"46 34 1","pages":"59-66"},"PeriodicalIF":0.0,"publicationDate":"2012-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86494597","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
Clocking Strategies for Networks-on-Chip 片上网络的时钟策略
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2003-01-01 DOI: 10.1007/0-306-48727-6_8
Johnny Öberg
{"title":"Clocking Strategies for Networks-on-Chip","authors":"Johnny Öberg","doi":"10.1007/0-306-48727-6_8","DOIUrl":"https://doi.org/10.1007/0-306-48727-6_8","url":null,"abstract":"","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"14 1","pages":"153-172"},"PeriodicalIF":0.0,"publicationDate":"2003-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73414391","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
Testing Strategies for Networks on Chip 片上网络的测试策略
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2003-01-01 DOI: 10.1007/0-306-48727-6_7
R. Ubar, J. Raik
{"title":"Testing Strategies for Networks on Chip","authors":"R. Ubar, J. Raik","doi":"10.1007/0-306-48727-6_7","DOIUrl":"https://doi.org/10.1007/0-306-48727-6_7","url":null,"abstract":"","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"33 1","pages":"131-152"},"PeriodicalIF":0.0,"publicationDate":"2003-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78538597","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
Software for Multiprocessor Networks on Chip 片上多处理器网络软件
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2003-01-01 DOI: 10.1007/0-306-48727-6_14
M. Grammatikakis, M. Coppola, F. Sensini
{"title":"Software for Multiprocessor Networks on Chip","authors":"M. Grammatikakis, M. Coppola, F. Sensini","doi":"10.1007/0-306-48727-6_14","DOIUrl":"https://doi.org/10.1007/0-306-48727-6_14","url":null,"abstract":"","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"123 26 1","pages":"281-303"},"PeriodicalIF":0.0,"publicationDate":"2003-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83270661","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Guaranteeing the Quality of Services in Networks on Chip 保证片上网络的服务质量
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2003-01-01 DOI: 10.1007/0-306-48727-6_4
K. Goossens, J. Dielissen, J. V. Meerbergen, P. Poplavko, A. Radulescu, E. Rijpkema, E. Waterlander, P. Wielage
{"title":"Guaranteeing the Quality of Services in Networks on Chip","authors":"K. Goossens, J. Dielissen, J. V. Meerbergen, P. Poplavko, A. Radulescu, E. Rijpkema, E. Waterlander, P. Wielage","doi":"10.1007/0-306-48727-6_4","DOIUrl":"https://doi.org/10.1007/0-306-48727-6_4","url":null,"abstract":"","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"41 1","pages":"61-82"},"PeriodicalIF":0.0,"publicationDate":"2003-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88587971","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 104
A Parallel Computer as a NOC Region 作为NOC区域的并行计算机
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2003-01-01 DOI: 10.1007/0-306-48727-6_9
M. Forsell
{"title":"A Parallel Computer as a NOC Region","authors":"M. Forsell","doi":"10.1007/0-306-48727-6_9","DOIUrl":"https://doi.org/10.1007/0-306-48727-6_9","url":null,"abstract":"","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"193 1","pages":"173-192"},"PeriodicalIF":0.0,"publicationDate":"2003-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77623844","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Multi-Level Software Validation for NoC NoC的多级软件验证
2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip Pub Date : 2003-01-01 DOI: 10.1007/0-306-48727-6_13
S. Yoo, G. Nicolescu, Iuliana Bacivarov, W. Youssef, A. Bouchhima, A. Jerraya
{"title":"Multi-Level Software Validation for NoC","authors":"S. Yoo, G. Nicolescu, Iuliana Bacivarov, W. Youssef, A. Bouchhima, A. Jerraya","doi":"10.1007/0-306-48727-6_13","DOIUrl":"https://doi.org/10.1007/0-306-48727-6_13","url":null,"abstract":"","PeriodicalId":6333,"journal":{"name":"2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip","volume":"15 1","pages":"261-279"},"PeriodicalIF":0.0,"publicationDate":"2003-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76797186","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信