发布求助
文献互助 智能选刊 最新文献

Journal of Circuits, Systems and Computers最新文献

筛选
英文 中文
Optimizing Storage Efficiency through Pipelining and Parallelization for Enhanced Data Deduplication 通过流水线和并行化优化存储效率以增强重复数据删除功能
Journal of Circuits, Systems and Computers Pub Date : 2024-03-21 DOI: 10.1142/s0218126624502591
M. Nalini, R. Thilagavathy, K. Bhargavi, K. Thinakaran
{"title":"Optimizing Storage Efficiency through Pipelining and Parallelization for Enhanced Data Deduplication","authors":"M. Nalini, R. Thilagavathy, K. Bhargavi, K. Thinakaran","doi":"10.1142/s0218126624502591","DOIUrl":"https://doi.org/10.1142/s0218126624502591","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":" 63","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140221506","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Characterization & Implementation of ISFET Array Chip using 0.18 μm CMOS Technology for Integrated Sensor Application 利用 0.18 μm CMOS 技术鉴定和实现用于集成传感器应用的 ISFET 阵列芯片
Journal of Circuits, Systems and Computers Pub Date : 2024-03-21 DOI: 10.1142/s0218126624502578
Neeraj Agarwal, Neeru Agarwal
{"title":"Characterization & Implementation of ISFET Array Chip using 0.18 μm CMOS Technology for Integrated Sensor Application","authors":"Neeraj Agarwal, Neeru Agarwal","doi":"10.1142/s0218126624502578","DOIUrl":"https://doi.org/10.1142/s0218126624502578","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"123 5","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140223588","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A 12-bit 1.2GS/s Current-Steering DAC in 45nm CMOS Technology 采用 45 纳米 CMOS 技术的 12 位 1.2GS/s 电流转向 DAC
Journal of Circuits, Systems and Computers Pub Date : 2024-03-15 DOI: 10.1142/s0218126624502566
Tarun Gupta, Sonali Bhandari, Sachin Taran, Rahul Kumar Gupta
{"title":"A 12-bit 1.2GS/s Current-Steering DAC in 45nm CMOS Technology","authors":"Tarun Gupta, Sonali Bhandari, Sachin Taran, Rahul Kumar Gupta","doi":"10.1142/s0218126624502566","DOIUrl":"https://doi.org/10.1142/s0218126624502566","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":" 22","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140391800","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Secure Virtual Machine Migration and Host Overload Detection Using Modified Pelican Optimization with Variable Load Mean Function 利用具有可变负载均值函数的修正鹈鹕优化技术实现虚拟机安全迁移和主机过载检测
Journal of Circuits, Systems and Computers Pub Date : 2024-03-15 DOI: 10.1142/s0218126624502554
S. Parthasarathy
{"title":"Secure Virtual Machine Migration and Host Overload Detection Using Modified Pelican Optimization with Variable Load Mean Function","authors":"S. Parthasarathy","doi":"10.1142/s0218126624502554","DOIUrl":"https://doi.org/10.1142/s0218126624502554","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"18 31","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140240448","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Compiler-Managed Replication of CUDA Kernels for Reliable Execution of GPGPU Applications 编译器管理的 CUDA 内核复制，实现 GPGPU 应用程序的可靠执行
Journal of Circuits, Systems and Computers Pub Date : 2024-03-13 DOI: 10.1142/s0218126624502542
Ercüment Kaya, Isil Oz
{"title":"Compiler-Managed Replication of CUDA Kernels for Reliable Execution of GPGPU Applications","authors":"Ercüment Kaya, Isil Oz","doi":"10.1142/s0218126624502542","DOIUrl":"https://doi.org/10.1142/s0218126624502542","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"38 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140245181","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Design and implementation of electronically-controllable sinusoidal oscillators using commercially available current-feedback operational amplifiers with externally-accessible compensation node z 利用市售电流反馈运算放大器和外部可接入的补偿节点，设计和实现电子可控正弦振荡器 z
Journal of Circuits, Systems and Computers Pub Date : 2024-03-13 DOI: 10.1142/s0218126624502529
Ivaylo Pandiev
{"title":"Design and implementation of electronically-controllable sinusoidal oscillators using commercially available current-feedback operational amplifiers with externally-accessible compensation node z","authors":"Ivaylo Pandiev","doi":"10.1142/s0218126624502529","DOIUrl":"https://doi.org/10.1142/s0218126624502529","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"465 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140246937","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
High-Speed Power Allocation in NOMA System using FPGA based DNN 使用基于 FPGA 的 DNN 在 NOMA 系统中进行高速功率分配
Journal of Circuits, Systems and Computers Pub Date : 2024-03-13 DOI: 10.1142/s0218126624200044
Rama Muni Reddy Yanamala, Muralidhar Pullakandam
{"title":"High-Speed Power Allocation in NOMA System using FPGA based DNN","authors":"Rama Muni Reddy Yanamala, Muralidhar Pullakandam","doi":"10.1142/s0218126624200044","DOIUrl":"https://doi.org/10.1142/s0218126624200044","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"199 4","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140392993","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Fuzzy Neural Network-based Intelligent Warning Method for Financial Risk of Enterprises 基于模糊神经网络的企业财务风险智能预警方法
Journal of Circuits, Systems and Computers Pub Date : 2024-03-13 DOI: 10.1142/s0218126624502517
Qing Yao, Chunmei Mao, Yundong Guo
{"title":"A Fuzzy Neural Network-based Intelligent Warning Method for Financial Risk of Enterprises","authors":"Qing Yao, Chunmei Mao, Yundong Guo","doi":"10.1142/s0218126624502517","DOIUrl":"https://doi.org/10.1142/s0218126624502517","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"1 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140245509","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
FinFET-based Low-power Improved PDP 4:2 Approximate Compressor Design 基于 FinFET 的低功耗改进型 PDP 4:2 近似压缩器设计
Journal of Circuits, Systems and Computers Pub Date : 2024-03-13 DOI: 10.1142/s0218126624502530
S. Haq, Vijay Kumar Sharma
{"title":"FinFET-based Low-power Improved PDP 4:2 Approximate Compressor Design","authors":"S. Haq, Vijay Kumar Sharma","doi":"10.1142/s0218126624502530","DOIUrl":"https://doi.org/10.1142/s0218126624502530","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"156 20 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140245481","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
FPGA Based High-Speed Energy-Efficient 32-bit Fixed-Point MAC Architecture for DSP Application in IoT Edge Computing 基于 FPGA 的高速节能 32 位定点 MAC 架构，适用于物联网边缘计算中的 DSP 应用
Journal of Circuits, Systems and Computers Pub Date : 2024-03-07 DOI: 10.1142/s0218126624502505
M. S. Nagar, Sohan H. Patel, Pinalkumar Engineer
{"title":"FPGA Based High-Speed Energy-Efficient 32-bit Fixed-Point MAC Architecture for DSP Application in IoT Edge Computing","authors":"M. S. Nagar, Sohan H. Patel, Pinalkumar Engineer","doi":"10.1142/s0218126624502505","DOIUrl":"https://doi.org/10.1142/s0218126624502505","url":null,"abstract":"","PeriodicalId":508131,"journal":{"name":"Journal of Circuits, Systems and Computers","volume":"46 19","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-03-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140259329","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信