IEICE Transactions on Electronics最新文献_第8页

FOREWORD 前言

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-11-01 DOI: 10.1587/transele.2019esf0001

Shinichiro Ohnuki

引用次数: 0

FOREWORD 前言

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-10-01 DOI: 10.1587/transele.2020mmf0001

Hiroshi Okazaki

引用次数: 1

FOREWORD 前言

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-10-01 DOI: 10.1587/transele.2019ctf0001

H. San

引用次数: 0

Erratum: Mode Selective Active Multimode Interferometer Laser Diode — Mode Selection Principle, and High Speed Modulation — [IEICE Transactions on Electronics Vol.E102.C (2019) , No.4 pp.364-370] 勘误表：模式选择有源多模干涉仪激光二极管——模式选择原理和高速调制——[IEICE电子学报第E102.C卷（2019），第4期，第364-370]

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-08-01 DOI: 10.1587/transele.2020ece0001

K. Hamamoto, Haisong Jiang

引用次数: 0

FOREWORD 前言

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-06-01 DOI: 10.1587/transele.2019fuf0001

M. Suhara

引用次数: 0

FOREWORD 前言

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-05-01 DOI: 10.1587/transele.2019sef0001

Hiroaki Myoren

引用次数: 0

FOREWORD 前言

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-04-01 DOI: 10.1587/transele.2019cdf0001

M. Nagata

引用次数: 0

Room temperature atomic layer deposition of nano crystalline ZnO and its application for flexible electronics 纳米晶ZnO的室温原子层沉积及其在柔性电子中的应用

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-01-01 DOI: 10.1587/transele.2020ecp5034

Kazuki Yoshida, K. Saito, Keito Sogai, M. Miura, K. Kanomata, B. Ahmmad, S. Kubota, F. Hirose

引用次数: 0

Low-Power Implementation Techniques for Convolutional Neural Networks using Precise and Active Skipping Methods 使用精确和主动跳过方法的卷积神经网络低功耗实现技术

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-01-01 DOI: 10.1587/transele.2020cdp0003

Akira Kitayama, G. Ono, Kishimoto Tadashi, Hiroaki Ito, Naohiro Kohmu

{"title":"Low-Power Implementation Techniques for Convolutional Neural Networks using Precise and Active Skipping Methods","authors":"Akira Kitayama, G. Ono, Kishimoto Tadashi, Hiroaki Ito, Naohiro Kohmu","doi":"10.1587/transele.2020cdp0003","DOIUrl":"https://doi.org/10.1587/transele.2020cdp0003","url":null,"abstract":"Reducing power consumption is crucial for edge devices using convolutional neural network (CNN). The zero-skipping approach for CNNs is a processing technique widely known for its relatively low power consumption and high speed. This approach stops multiplication and accumulation (MAC) when the multiplication results of the input data and weight are zero. However, this technique requires large logic circuits with around 5% overhead, and the average rate of MAC stopping is approximately 30%. In this paper, we propose a precise zero-skipping method that uses input data and simple logic circuits to stop multipliers and accumulators precisely. We also propose an active data-skipping method to further reduce power consumption by slightly degrading recognition accuracy. In this method, each multiplier and accumulator are stopped by using small values (e.g., 1, 2) as input. We implemented single shot multi-box detector 500 (SSD500) network model on a Xilinx ZU9 and applied our proposed techniques. We verified that operations were stopped at a rate of 49.1%, recognition accuracy was degraded by 0.29%, power consumption was reduced from 9.2 to 4.4 W (−52.3%), and circuit overhead was reduced from 5.1 to 2.7% (−45.9%). The proposed techniques were determined to be effective for lowering the power consumption of CNN-based edge devices such as FPGA. key words: convolutional neural network (CNN), SSD500 network, deep neural network (DNN) implementation, low power consumption, embedded AI technique","PeriodicalId":50384,"journal":{"name":"IEICE Transactions on Electronics","volume":"1 1","pages":""},"PeriodicalIF":0.5,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"67305477","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Design Method of Variable-Latency Circuit with Tunable Approximate Completion-Detection Mechanism 具有可调近似补全检测机构的变延时电路设计方法

IF 0.5 4区工程技术

IEICE Transactions on Electronics Pub Date : 2020-01-01 DOI: 10.1587/transele.2020cdp0007

Ukon Yuta, Shimpei Sato, A. Takahashi

引用次数: 0