I International Scientific and Practical Conference最新文献

A VHDL Implemetation of the Advanced Encryption Standard 高级加密标准的VHDL实现

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/mcfpga.2019.014

H. Loban

引用次数: 2

Experience of Developing a Laboratory Base for the Study of Modern Microprocessor Systems 现代微处理器系统研究实验室基地建设的体会

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.001

Oleg Avrunin, T. Nosova, Valerii V. Semenets

引用次数: 3

Matlab Use in Design of Digital Systems on the FPGA in CAD Xilinx VIVADO Matlab在Xilinx VIVADO中FPGA数字系统设计中的应用

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.010

I. Svyd, O. Maltsev, O. Zubkov, L. Saikivska

引用次数: 4

Approaches Half Band Filter Realization for Means FPGA 半带滤波器的FPGA实现方法

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/mcfpga.2019.015

Oleksandr Vorgul

引用次数: 0

Review of Seventh Series FPGA Xilinx Xilinx第七系列FPGA综述

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.008

I. Svyd, O. Maltsev, L. Saikivska, O. Zubkov

引用次数: 4

How to Use Equipment to Measure the Analog Signal by Means of FPGA System 如何利用FPGA系统对模拟信号进行测量

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.006

Oleksandr Vorgul

引用次数: 0

Organization Features of Parallel Processes in Programs for Microcontrollers with a Small Amount of Program Memory 具有少量程序存储器的微控制器程序中并行进程的组织特征

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.005

Andrij Verygha

引用次数: 0

Application of Xilinx Series 7 on FPGA (XADC) Xilinx Series 7在FPGA (XADC)上的应用

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.011

V. Moroz

引用次数: 1

In-circuit Signal Analysis in the Development of Digital Devices in Vivado 2018 数字设备开发中的电路信号分析，Vivado 2018

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/mcfpga.2019.003

O. Zubkov, I. Svyd, O. Maltsev, L. Saikivska

引用次数: 2

Testability Increasing Method by Introducing Hardware Redundancy in the Easy-tested Finite State Machines 在易测试有限状态机中引入硬件冗余提高可测试性的方法

I International Scientific and Practical Conference Pub Date : 1900-01-01 DOI: 10.35598/MCFPGA.2019.002

M. Miroshnyk, Pavlo Galkin, O. Zaichenko, R. Tsekhmistro

{"title":"Testability Increasing Method by Introducing Hardware Redundancy in the Easy-tested Finite State Machines","authors":"M. Miroshnyk, Pavlo Galkin, O. Zaichenko, R. Tsekhmistro","doi":"10.35598/MCFPGA.2019.002","DOIUrl":"https://doi.org/10.35598/MCFPGA.2019.002","url":null,"abstract":"Testability increasing methods by introducing hardware redundancy into the circuit implementation are sufficiently developed and widely used in the design. Since the construction of the testing sequence is based on the use of automaton diagrams, it eliminates the need to analyze the circuit implementation of the remote control when building a diagnostic experiment. This approach allows us to extend the class of detectable faults, which in structural-analytical test generation methods is limited, as a rule, to a multitude of single constant faults. The use of automaton models in the construction of tests allows to detect any malfunction that changes the automaton diagram of a serviceable remote control and does not increase the number of states of remote control memory elements. There was described finite state machine using hardware description language. The method of computer-aided design of the easytested control FSM by introducing the hardware redundancy is presented in the paper. The FSM model is represented in VHDL in the form of the FSM template. The solution way is to add additional fragments of the VHDL code, which ensure the forced setting of the FSM into an arbitrary state without the use of synchronizing sequences. The use of the shift register in the memory part of the control FSM for organizing the path scanning was considered. The method of FSM state table expansion, which ensures the mode of bypassing all nodes of the FSM’ state diagram in the diagnostic mode was proposed. Keywords—easy tested finite state machine, Hamiltonian cycle, distinguishing sequence, homing sequence, shift register.","PeriodicalId":439446,"journal":{"name":"I International Scientific and Practical Conference","volume":"76 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131361868","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1