Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors最新文献_第4页

An analysis of the CORDIC algorithm for direct digital frequency synthesis 直接数字频率合成的CORDIC算法分析

Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors Pub Date : 2002-07-17 DOI: 10.1109/ASAP.2002.1030709

C. Kang, E. Swartzlander

引用次数: 20

Fast radix-4 retimed division with selection by comparisons 快速基数-4重新计时除法与选择比较

Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors Pub Date : 2002-07-17 DOI: 10.1109/ASAP.2002.1030718

E. Antelo, T. Lang, P. Montuschi, A. Nannarelli

引用次数: 10

Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip 实现了一种32位RISC处理器，用于数据密集型架构的内存处理芯片

Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors Pub Date : 2002-07-17 DOI: 10.1109/ASAP.2002.1030716

J. Draper, J. Sondeen, S. Mediratta, Ihn Kim

{"title":"Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip","authors":"J. Draper, J. Sondeen, S. Mediratta, Ihn Kim","doi":"10.1109/ASAP.2002.1030716","DOIUrl":"https://doi.org/10.1109/ASAP.2002.1030716","url":null,"abstract":"The Data-Intensive Architecture(DIVA) system employs Processing-In-Memory(PIM) chips as smart-memory coprocessors to a micorprocessor. This architecture exploits inherent memory bandwidth both on chip and across the system to target several classes of bandwidth- limited applications, including multimedia applications and pointer-based and sparse-matrix computations. The DIVA project is building a prototype workstation-class system using PIM chips in place of standard DRAMs to demonstrate these concepts. We have recently completed initial testing of the rst version of the prototype PIM device. A key component of this architecture is the scalar processor that coordinates all activ-ity within a PIM node. Since such a component is present in each PIM node,we exploit parallelism to achieve significant speedups rather than relying on costly, high-performance processor design. The resulting scalar processor is then an in-order 32-bit RISC microcontroller that is extremely area-efficient. This paper details the design and implementation of this scalar processor in TSMC 0.18cm technology. In conjunction with other publications, this paper demonstrates that impressive gains can be achieved with very little \"smart\" logic added to memory devices.","PeriodicalId":424082,"journal":{"name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","volume":"945 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-07-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123303509","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 21

A novel pipelined threads architecture for AES encryption algorithm 一种新的用于AES加密算法的流水线线程架构

Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors Pub Date : 2002-07-17 DOI: 10.1109/ASAP.2002.1030728

Mehboob Alam, Wael Badawy, G. Jullien

引用次数: 24