2006 IEEE International SOC Conference最新文献_第3页

A Reconfigurable Viterbi Traceback for Implemenation on Turbo Decoding Array Turbo解码阵列的可重构维特比回溯实现

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283858

Imran Ahmed, T. Arslan

引用次数: 1

A Design Methodology for a Low-Power, Temperature-Aware SoC Developed for Medical Image Processors 用于医学图像处理器的低功耗、温度感知SoC的设计方法

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283860

Zhenyu Qi, Wei Huang, A. C. Cabe, Wenqian Wu, Yan Zhang, G. Rose, M. Stan

引用次数: 0

VLSI Architecture for Encryption and Watermarking Units Towards the Making of a Secure Camera 用于加密和水印单元的VLSI体系结构实现安全摄像机

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283868

O. Adamo, S. Mohanty, E. Kougianos, M. Varanasi

引用次数: 21

Chip-level and Input/Output Interconnects for Gigascale SOCs: Limits and Opportunities 芯片级和千兆级soc的输入/输出互连:限制和机遇

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283908

A. Naeemi, M. Bakir

引用次数: 1

A Dual-Function Filter for 5.25GHZ Narrowband and 3.6GHZ-10.1GHZ Ultrawideband Systems 用于5.25GHZ窄带和3.6GHZ-10.1GHZ超宽带系统的双功能滤波器

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283839

A. Dinh, B. Pham

引用次数: 1

Automatic Synthesis of Interface Circuits from Simplified IP Interface Protocols and Matching Information 基于简化IP接口协议和匹配信息的接口电路自动合成

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283856

ChangRyul Yun, Younghwan Bae, Hanjin Cho, Kyoung-Son Jhang

引用次数: 2

Tutorial: RAM-based Circuits and Architectures for Multimedia and Signal Processing SOCs 多媒体和信号处理soc的基于ram的电路和体系结构

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283906

M. Margala

{"title":"Tutorial: RAM-based Circuits and Architectures for Multimedia and Signal Processing SOCs","authors":"M. Margala","doi":"10.1109/SOCC.2006.283906","DOIUrl":"https://doi.org/10.1109/SOCC.2006.283906","url":null,"abstract":"In recent years, a growing class of SOCs has emerged for mobile applications, such as portable desktops, digital pens, audio- and video-based multimedia products, wireless communications and imaging systems, personal digital assistants, personal communicators and smart cards. These SOCs demand high-speed, high-throughput computations, complex functionalities and often real-time processing capabilities. The performance of these SOCs is mostly limited by lifetime of batteries. Thus, new design approaches and methodologies that produce more power-efficient and higher throughput designs are greatly desired. In recent years, the use of SIMD (single instruction multiple data) or MIMD (multiple instruction multiple data) architectures is spreading into the general DSP domain due to recent innovations that boost performance and flexibility of the architectures by several orders of magnitude. The Processor-in-Memory (PIM) environment provides a unique prospective because the impact of low-power techniques on performance is more sensitive in PIM than in standard RAM. The performance balancing in PIM architectures plays a critical role. Even though PIM concept is not new, recent breakthroughs pushed the application domain from traditional multimedia use to general signal processing use. This tutorial provides a unique overview and prospective of these recent developments to a much broader audience. The tutorial covers recent developments presented in literature and the most recent advances proposed by the author and his research group.","PeriodicalId":345714,"journal":{"name":"2006 IEEE International SOC Conference","volume":"33 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134055674","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A Real Time Programmable Encoder for Low Density Parity Check Code as specified in the IEEE P802.16E/D7 Standard and its Efficient Implementation on a DSP Processor IEEE P802.16E/D7标准低密度奇偶校验码实时可编程编码器及其在DSP处理器上的高效实现

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283834

Zahid Khan, T. Arslan, Scott MacDougall

引用次数: 11

Efficient FPGA-Based Realization of Complex Squarer and Complex Conjugate using Embedded Multipliers 基于fpga的嵌入式乘法器复平方和复共轭的高效实现

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283835

Shuli Gao, D. Al-Khalili, N. Chabini, Pierre Langlois

引用次数: 0

Silicon Debug and DFT for SOC IP SOC IP的硅调试和DFT

2006 IEEE International SOC Conference Pub Date : 2006-09-01 DOI: 10.1109/SOCC.2006.283910

N. Dakwala

引用次数: 0