Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)最新文献

Fast and accurate power verification of a Viterbi decoder IP based on mixed-level power simulation technique with automatic spatio-temporal circuit partitioning 基于自动时空电路划分的混合功率仿真技术的维特比译码器IP的快速准确功率验证

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777238

M. Chinosi, R. Zafalon, C. Guardiani

{"title":"Fast and accurate power verification of a Viterbi decoder IP based on mixed-level power simulation technique with automatic spatio-temporal circuit partitioning","authors":"M. Chinosi, R. Zafalon, C. Guardiani","doi":"10.1109/CICC.1999.777238","DOIUrl":"https://doi.org/10.1109/CICC.1999.777238","url":null,"abstract":"A new technique for spatial and temporal partitioning of a logic circuit simulation, based on the nodes activity computed at an higher level of abstraction is presented in this paper. Only those components who are sensitized by a given input vector are added to the detailed netlist for electric simulation. The methodology is suitable for parallel implementation on a multi-processor environment and allows one to arbitrarily switch between fast and detailed level of abstraction during the simulation run. This technique has been successfully applied, among the others, to the verification of a fully synthesizable IP designed to achieve the optimal implementation of a Viterbi decoder over a wide range of parametric circuit configurations. The experimental results obtained on a further significant set of benchmarks show that it is possible to obtain a considerable reduction in both CPU time and memory allocation and yet keeping the high accuracy which is peculiar of the electric simulation. In addition, the proposed technique easily fits in the existing industrial verification flows.","PeriodicalId":340693,"journal":{"name":"Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131661715","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

CMOS pipelined ADC employing dither to improve linearity CMOS流水线ADC采用抖动来提高线性度

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777253

H. S. Fetterman, D. G. Martin, D. Rich

引用次数: 23

Intermodulation analysis of mixer circuits based on frequency domain relaxation method 基于频域松弛法的混频器电路互调分析

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777233

A. Ushida, Y. Yamagami, Y. Nishio, Masayuki Takahashi, Kimihiro Ogawa

引用次数: 0

A 3.25 Gb/s injection locked CMOS clock recovery cell 3.25 Gb/s注入锁定CMOS时钟恢复单元

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777335

T. Gabara

引用次数: 8

An ultralow power single-chip CMOS 900 MHz receiver for wireless paging 一种用于无线寻呼的超低功耗单芯片CMOS 900 MHz接收器

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777276

H. Darabi, A. Abidi

引用次数: 22

RF transmitter architectures and circuits 射频发射机结构和电路

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777273

Behzad Razavi

引用次数: 120

Wave pipelining YADDs-a feasibility study 波浪管道yads -可行性研究

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777343

A. Mukherjee, M. Marek-Sadowska, S. Long

引用次数: 9

A 62.5-250 MHz multi-phase delay-locked loop using a replica delay line with triply controlled delay cells 一种62.5- 250mhz多相延迟锁定环路，使用带有三重控制延迟单元的复制延迟线

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777295

Yongsam Moon, J. Choi, Kyeongho Lee, D. Jeong, Min-Kyu Kim

引用次数: 4

Hard disk drive read channels: technology and trends 硬盘驱动器读通道:技术和趋势

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-19 DOI: 10.1109/CICC.1999.777297

Hemat Thapar, Sang-Soo Lee, C. Conroy, R. Contreras, A. Yeung, Jenn-Gang Chern, T. Pan, S. Shih

引用次数: 26

Beyond 1 GHz [microprocessor design] 1 GHz以上[微处理器设计]

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327) Pub Date : 1999-05-16 DOI: 10.1109/CICC.1999.777243

H. P. Hofstee, K. Nowka

引用次数: 1