2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06)最新文献

筛选

英文中文

The Hierarchy of BGP Convergence on the Self-Organized Internet 自组织Internet上BGP收敛的层次结构

2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06) Pub Date : 2006-12-18 DOI: 10.1109/PRDC.2006.60

Jinjing Zhao, Peidong Zhu, Xicheng Lu, Feng Zhao

引用次数: 0

Incorporating Network Connectivity Analysis in Maintenance Planning 将网络连通性分析纳入维护计划

2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06) Pub Date : 2006-12-18 DOI: 10.1109/PRDC.2006.40

Meng-Lai Yin, R. Arellano

引用次数: 0

Efficient Built-In Self-Test Schemes for Video Coding Cores: a Case Study on DCT/IDCT Circuits 视频编码核心的高效内置自检方案:DCT/IDCT电路的案例研究

2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06) Pub Date : 2006-12-18 DOI: 10.1109/PRDC.2006.31

Shyue-Kung Lu, Ting-Yu Chen, Wei-Yuan Liu

{"title":"Efficient Built-In Self-Test Schemes for Video Coding Cores: a Case Study on DCT/IDCT Circuits","authors":"Shyue-Kung Lu, Ting-Yu Chen, Wei-Yuan Liu","doi":"10.1109/PRDC.2006.31","DOIUrl":"https://doi.org/10.1109/PRDC.2006.31","url":null,"abstract":"Owing to the rapid advance in semiconductor fabrication technology, a large number of transistors can be incorporated onto a single chip. However, this will reduce the controllability and observability of the chip significantly. Consequently, testing such highly complex and dense circuits becomes very difficult and expensive. Therefore, we propose an efficient design-for-testability technique based on M-testability conditions for the 2D systolic DCT/IDCT processors in this paper. The cell fault model is adopted. For chip testing consideration, we modify the processing elements of the 2D array and make the module function bijective. The proposed DFT technique is also suitable for BIST implementation. The test pattern generator is simply a binary counter. Moreover, the adders and registers in each processing element can be combined as signature analyzers to perform accumulation and compression operations to evaluate the signatures during different test sessions. The signatures for each test session are stored in each processing element and propagated to the primary outputs when the test session is finished. An experimental chip is designed and implemented with Synopsys synthesis tools. Experimental results show that the hardware overhead of the BIST architecture for 2D DCT/IDCT architectures is less than 10%. The fault coverage of each processing element can achieve 98.18%","PeriodicalId":314915,"journal":{"name":"2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116809615","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

首页上一页