2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)最新文献

筛选

英文中文

Towards Explaining the Fault Sensitivity of Different QDI Pipeline Styles 不同QDI管道类型的故障敏感性解释

2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) Pub Date : 2021-09-01 DOI: 10.1109/ASYNC48570.2021.00012

P. Behal, F. Huemer, Robert Najvirt, A. Steininger, Zaheer Tabassam

{"title":"Towards Explaining the Fault Sensitivity of Different QDI Pipeline Styles","authors":"P. Behal, F. Huemer, Robert Najvirt, A. Steininger, Zaheer Tabassam","doi":"10.1109/ASYNC48570.2021.00012","DOIUrl":"https://doi.org/10.1109/ASYNC48570.2021.00012","url":null,"abstract":"Asynchronous circuits, specifically those using a quasi delay-insensitive (QDI) implementation are known for their high resilience against timing uncertainties. However, their event-based operation principle impedes their temporal masking capability, making them more susceptible to fault-induced transitions caused by single event transients. While synchronous circuits obtain high resilience through temporal masking that is established through the sampling of data by flip flops, asynchronous circuits, by design must be flexible about the phases of data validity leaving a larger attack surface for faults. Consequently, previous work has proposed to narrow down the windows in which data changes are accepted, in order to improve the temporal masking in QDI designs.In this paper, we analyze the fault sensitivity of asynchronous QDI circuits when subjected to single event transients. We do so by performing extensive fault injection experiments into different buffer styles to identify parameters that are the main contributors to the fault sensitivity of the circuit and compare their resilience.For that purpose, we use two variants of a multiplier circuit as target circuits. One with the shift and add operations arranged in a linear pipeline, and another one with an internal ring structure that computes the result iteratively, yielding designs with the same logic and buffer implementations, yet very different modes of operation. By varying the buffer styles, we are able to show the difference in robustness as well as the effectiveness of fault mitigation techniques inherent in some buffer styles.","PeriodicalId":314811,"journal":{"name":"2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131100444","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

首页上一页