[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track最新文献

筛选
英文 中文
A top-down parsing co-processor for compilation 用于编译的自顶向下解析协处理器
Y. Chu, K. Itano
{"title":"A top-down parsing co-processor for compilation","authors":"Y. Chu, K. Itano","doi":"10.1109/HICSS.1989.47182","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47182","url":null,"abstract":"The architecture of a top-down parsing coprocessor is presented. This processor aims at fast compilation for programming languages in LL(1) grammar. It accepts a stream of tokens from the lexical coprocessor and produces a stream of codes representing semantic action to be taken by the CPU. The coprocessor organization has a pipeline and two register stacks. The pipeline has four stages during which the production rule for each input token is checked and the semantic rules are selected. One register stack handles the production rules, while the other register stack handles the semantic rules. Only a small set of coprocessor instructions is needed for writing the parsing code and the size of the code is less than ten coprocessor instructions. It is estimated that the parsing coprocessor could produce the codes for possible semantic action at an average rate of 2 million codes per second.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"60 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117321698","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Spatial light modulators for optical computing and information processing 用于光学计算和信息处理的空间光调制器
U. Efron
{"title":"Spatial light modulators for optical computing and information processing","authors":"U. Efron","doi":"10.1109/HICSS.1989.47184","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47184","url":null,"abstract":"A review of spatial light modulator (SLM) technologies is presented, including the description and performance parameters of the principal devices and their main applications for optical information processing. The various performance tradeoffs and their impact on emerging technologies and future trends of spatial light modulators are discussed. Three recently introduced SLM devices are briefly described: a multiple-quantum-well-based CCD-addressed SLM; a silicon PLZT SLM; and a deformable-surface SLM.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"57 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123569828","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Space-variant optical parallel logic gate technique and its application to cellular logic architectures 空间变光并行逻辑门技术及其在元胞逻辑体系结构中的应用
T. Yatagai, Y. Suzaki
{"title":"Space-variant optical parallel logic gate technique and its application to cellular logic architectures","authors":"T. Yatagai, Y. Suzaki","doi":"10.1109/HICSS.1989.47190","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47190","url":null,"abstract":"A general approach is described for optically implementing massively parallel logic. A space-variant logic related to the MIMD (multiple-instruction-multiple-data) logic operation technique is proposed and extended to a ternary logic. A cellular array based on the ternary logic is proposed, and its application to a dynamic interconnection architecture in which optical data flow is changed by an optical control signal is discussed.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"53 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122019200","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Rapid turn-around design style and technology: impact on computer architecture 快速周转设计风格和技术:对计算机体系结构的影响
V. Oklobdzija
{"title":"Rapid turn-around design style and technology: impact on computer architecture","authors":"V. Oklobdzija","doi":"10.1109/HICSS.1989.47135","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47135","url":null,"abstract":"A very short turnaround cycle for VLSI is possible due to advances in the integration and fabrication process and supporting CAD (computer-aided design) tools. The ways in which this development affects the design, planning, and architecture of future products are examined.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"29 24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121232057","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Cedar architecture and its software 雪松建筑及其软件
P. Emrath, D. Padua, P. Yew
{"title":"Cedar architecture and its software","authors":"P. Emrath, D. Padua, P. Yew","doi":"10.1109/HICSS.1989.47171","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47171","url":null,"abstract":"The Cedar system is clustered shared-memory multiprocessor system. The architecture and the main system features of the Cedar system were designed to meet the following goals: (1) to be a general-purpose high-performance machine for parallel processing; (2) to be scalable both architecturally and physically to a very large system; and (3) to be easy to program with a good environment for user support. To achieve these design goals, software on the Cedar system plays a very important role. The authors describe the relations between the software and the underlying hardware, including the architecture, on the Cedar system.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125673014","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 20
Optical modules for future signal processing systems 用于未来信号处理系统的光模块
J.N. Lee
{"title":"Optical modules for future signal processing systems","authors":"J.N. Lee","doi":"10.1109/HICSS.1989.47189","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47189","url":null,"abstract":"Analog optical modules must be part of a larger signal-processing system, and it is difficult to pass information from an optical module operating near maximum throughput to the other parts of a signal-processing system. The basis for this difficulty is often thought to be the high bandwidth and large number of channels of the optical module, but more quantitatively, optical modules do not yet have the capability to perform nonlinear operations on partially processed data that would greatly reduce the module output rates. Moreover, they require additional processing for equalization of channel response rather than for representation of useful information, and this processing is often left to the digital postprocessor. Recent work carried out to address the interface difficulty is reported. One avenue is the use of additional optical processing operations at the output of existing optical-processing modules, such as data compression adaptive data thresholding, and various multiplexed readout schemes. Another avenue is to reduce precision requirements by using various adaptive learning techniques inherent in some parallel models of computation, such as neural-net models. A third effort involves development of 2-D, three-terminal, spatial light modulator devices that can provide the needed nonlinear transfer functions, the capability to cascade optical-processing operations, and throughputs greater than those attainable with all-electronic approaches.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126261134","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Tailoring functional units and memory in a high performance Prolog architecture 在高性能Prolog体系结构中裁剪功能单元和内存
A. Singhal, Y. Patt
{"title":"Tailoring functional units and memory in a high performance Prolog architecture","authors":"A. Singhal, Y. Patt","doi":"10.1109/HICSS.1989.47179","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47179","url":null,"abstract":"A description is given of PLUM, a Prolog machine with multiple specialized functional units and memory ports that operate in parallel using data-driven control. Unification parallelism is utilized by multiple unification units. Bookkeeping operations, such as choicepoint and environment manipulation, are executed by special functional units in parallel with unification. The performance of the system is limited mainly by the time spent on unification operations. By using the parallelism among bookkeeping and unification operations, it is estimated that PLUM can achieve a speedup of at least a factor of 4 over the Berkeley PLM, assuming the same cycle time.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"64 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132869180","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
High-performance architectures 高性能架构
B. Appelbe
{"title":"High-performance architectures","authors":"B. Appelbe","doi":"10.1109/HICSS.1989.47165","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47165","url":null,"abstract":"The author discusses the following architectures: mini-supercomputers; super-minicomputers; and high performance workstations. Such systems are becoming increasingly important in applications ranging from transaction processing to modeling physical systems, and are blurring the traditional performance/price hierarchy of minicomputers, mainframes, and traditional supercomputers.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133270585","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Symbolic layout for rapid full-custom prototyping of high-speed telecommunications chips 用于高速电信芯片快速全定制原型的符号布局
D. G. Boyer, R. Cordell
{"title":"Symbolic layout for rapid full-custom prototyping of high-speed telecommunications chips","authors":"D. G. Boyer, R. Cordell","doi":"10.1109/HICSS.1989.47147","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47147","url":null,"abstract":"The MULGA symbolic design system, which has been in use at Bellcore for design of research VLSI chips, and Bellcore's experience with symbolic design of high-performance VLSI are described. Bellcore's research on a new symbolic design system, DASL, is discussed. The use of symbolic layout in cell-based systems and silicon compilers, and its use in these areas is covered.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127708978","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
NS32532: case study in general-purpose microprocessor design tradeoffs NS32532:通用微处理器设计权衡的案例研究
B. Maytal, S. Iacobovici, D. Alpert, D. Biran, J. Levy, Y. Sidi
{"title":"NS32532: case study in general-purpose microprocessor design tradeoffs","authors":"B. Maytal, S. Iacobovici, D. Alpert, D. Biran, J. Levy, Y. Sidi","doi":"10.1109/HICSS.1989.47163","DOIUrl":"https://doi.org/10.1109/HICSS.1989.47163","url":null,"abstract":"The NS32532, a third-generation 32-bit microprocessor, is used to examine the effect of the constraints of VLSI semiconductor and packaging technologies, as well as those stemming from the wide variety of systems to which the processor will be applied, on design. Its microarchitecture, fabrication technology, system interface, and design methodology are discussed. The design tradeoffs are considered in the context of system environments that include embedded controllers, personal computers, and multiuser multiprocessors. The problem of partitioning functions to be integrated on chip from those that remain external to the microprocessor is addressed.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"170 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115621474","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信