2006 Workshop on High Performance Switching and Routing最新文献_第6页

Hierarchical interworking of draft Kompella and draft Lasserre approaches for VPLS VPLS中Kompella草案和Lasserre草案的分层互连

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709700

Chiao-Wei Hsu, F.-S. Choi, W. Lai, T. Hou, Woei-Luen Shyu

引用次数: 0

Resource virtualisation of network routers 网络路由器资源虚拟化

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709674

R. McIlroy, J. Sventek

引用次数: 11

Preventing buffer-credit accumulations in switches with small, shared output queues 在具有小的共享输出队列的交换机中防止缓冲区信用累积

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709744

N. Chrysos, M. Katevenis

{"title":"Preventing buffer-credit accumulations in switches with small, shared output queues","authors":"N. Chrysos, M. Katevenis","doi":"10.1109/HPSR.2006.1709744","DOIUrl":"https://doi.org/10.1109/HPSR.2006.1709744","url":null,"abstract":"We consider a switch with small output queues, shared among the input VOQ linecards. This has been shown to be a useful abstract model for realistic buffered switching fabrics. Cells are being scheduled by a central control unit, comprising independent, single resource schedulers, working in pipeline. This unit allocates output buffer credits to the requesting VOQs. We show how particular unbalanced transient VOQ states, produced by bursty traffic, affect credit reservations: when some input temporarily constitutes a bottleneck, too many credits may get reserved for it at once, leading to poor overall performance. We propose a threshold grant throttling method to control these credit accumulations. Then, we show how, under such grant throttling, typical round-robin credit schedulers can get synchronized, thus deteriorating performance. To avoid scheduler synchronization, we propose modified round-robin disciplines. Simulations under both smooth and bursty traffic demonstrate the effectiveness of the combined method: using only a 12-cell buffers per-output, for any switch size, TV, and independently of the number of cells in transit between the linecards and the fabric, the performance achieved is very close to that of pure output queueing. We also discuss the operation of the independent input and output schedulers inside the control unit, their relation with PIM-like schedulers, and their relation with buffered crossbar schedulers","PeriodicalId":274390,"journal":{"name":"2006 Workshop on High Performance Switching and Routing","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131635942","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Scalable central-stage buffered Clos-network packet switches with QoS 具有QoS的可扩展中央级缓冲的clos网络分组交换机

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709726

Feng Wang, M. Hamdi

引用次数: 6

Scalable two-stage Clos-network switch and module-first matching 可扩展的两级clos网络交换和模块优先匹配

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709725

R. Rojas-Cessa, Chuan-Bi Lin

{"title":"Scalable two-stage Clos-network switch and module-first matching","authors":"R. Rojas-Cessa, Chuan-Bi Lin","doi":"10.1109/HPSR.2006.1709725","DOIUrl":"https://doi.org/10.1109/HPSR.2006.1709725","url":null,"abstract":"Clos-network switches were proposed as a scalable architecture for the implementation of large-capacity circuit switches. In packet switching, the three-stage Clos-network architecture uses small switches as modules to assemble a switch with large number of ports or aggregated ports with high data rates. However, the configuration complexity of packet Clos-network switches is high as port matching and path routing must be performed. In the majority of the existing schemes, the configuration process performs routing after port-matching is achieved, and thus making port matching expensive in hardware and time complexity for a large number of ports. Here, we reduce the configuration complexity by performing routing first and port matching afterwards in a three-stage Clos-network switch. This approach applies the reduction concept of Clos networks to the matching process. This approach results in a feasible size of schedulers for up to Exabit-capacity switches, an independent configuration of the middle stage modules from port matches, a reduction of the matching communication overhead between different stages, and a release of the switching function to the last-stage modules in a three-stage switch. By using this novel matching scheme, we show that the number of stages of a Clos-network switch can be reduced to two, and we call this the two-stage Clos-network packet switch","PeriodicalId":274390,"journal":{"name":"2006 Workshop on High Performance Switching and Routing","volume":"87 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126715299","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 20

Linear complexity algorithms for maximum advance deflection routing in some networks 某些网络中最大超前偏转路由的线性复杂度算法

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709694

S. Mneimneh, F. Quessette

引用次数: 2

RFC 2544 performance evaluation and internal measurements for a Linux based open router 基于Linux的开放路由器的RFC 2544性能评估和内部测量

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709673

R. Bolla, R. Bruschi

引用次数: 22

Boosting the performance of PC-based software routers with FPGA-enhanced network interface cards 使用fpga增强的网络接口卡提高基于pc的软件路由器的性能

2006 Workshop on High Performance Switching and Routing Pub Date : 2006-10-16 DOI: 10.1109/HPSR.2006.1709693

A. Bianco, R. Birke, G. Botto, M. Chiaberge, J. Finochietto, G. Galante, M. Mellia, Ferrante Neri, M. Petracca

引用次数: 18