Z. Jeffrey, X. Zhai, F. Bensaali, R. Sotudeh, A. Ariyaeeinia
{"title":"Automatic number plate recognition system on an ARM-DSP and FPGA heterogeneous SoC platforms","authors":"Z. Jeffrey, X. Zhai, F. Bensaali, R. Sotudeh, A. Ariyaeeinia","doi":"10.1109/HOTCHIPS.2013.7478331","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478331","url":null,"abstract":"The ARM-DSP based ANPR system described is designed for commercial applications where the need for low power, low prices and real time systems is vital. A single FPGA can also be added as a plug-in to the ARM-DSP based hardware SoC, depending on the extra resources needed for the application. The overall results have shown that it is possible to use cheaper off-the-shelf ARM-DSPs and FPGAs multicore processors for standalone ANPR systems through device and algorithm optimisation to achieve real-time performance at higher recognition rate using efficient algorithms.","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"456 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125798048","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"The chip design game at the end of Moore's law","authors":"R. Colwell","doi":"10.1109/HOTCHIPS.2013.7478302","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478302","url":null,"abstract":"","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"295 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117148438","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"HSA memory model","authors":"Benedict R. Gaster","doi":"10.1109/HOTCHIPS.2013.7478288","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478288","url":null,"abstract":"The HSA architecture has adopted a variant of the HRF-Relaxed memory model, which allows memory accesses to be controlled via fine grain scopes. This chapter introduces the HSA memory consistency model, how programmers can control memory visibility, and touches how programming languages like OpenCL and C++ can be represented.","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116466322","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Flash trends: Challenges and future","authors":"John D. Davis, Laura Caulfield, S. Swanson","doi":"10.1109/HOTCHIPS.2013.7478297","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478297","url":null,"abstract":"Presents a collection of slides covering the following topics: NAND flash memory; flash drives; SLC memory; and MLC memory.","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122811369","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Flash in an enterprise storage array - 10x performance for less than disk","authors":"Neil Vachharajani","doi":"10.1109/HOTCHIPS.2013.7478296","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478296","url":null,"abstract":"Presents a collection of slides covering the following topics: enterprise storage array; Pure Storage flash array; solid-state drives; and DRAM.","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"67 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114248278","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"5th generation touchscreen controller for mobile phones and tablets","authors":"M. Ribeiro, John Carey","doi":"10.1109/HOTCHIPS.2013.7478319","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478319","url":null,"abstract":"","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124180274","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"What a fast FPU means for algorithms: A story of vector elementary functions","authors":"Marat Dukhan","doi":"10.1109/HOTCHIPS.2013.7478327","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478327","url":null,"abstract":"Presents a collection of slides covering the following topics: Vector Elementary Functions; FLOPS; and FPU.","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121662346","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Delivering the full potential of PCIe storage","authors":"A. Huffman","doi":"10.1109/HOTCHIPS.2013.7478293","DOIUrl":"https://doi.org/10.1109/HOTCHIPS.2013.7478293","url":null,"abstract":"Presents a collection of slides covering the following topics: PCIe Storage; SSD; NVM; Host Controller Interface; and NonVolatile Memory.","PeriodicalId":253292,"journal":{"name":"2013 IEEE Hot Chips 25 Symposium (HCS)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128572083","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}