Euromicro Conference on Real-Time Systems最新文献

Dynamic Interference-Sensitive Run-time Adaptation of Time-Triggered Schedules 时间触发调度的动态干扰敏感运行时自适应

Euromicro Conference on Real-Time Systems Pub Date : 2020-07-07 DOI: 10.4230/LIPIcs.ECRTS.2020.4

Stefanos Skalistis, A. Kritikakou

{"title":"Dynamic Interference-Sensitive Run-time Adaptation of Time-Triggered Schedules","authors":"Stefanos Skalistis, A. Kritikakou","doi":"10.4230/LIPIcs.ECRTS.2020.4","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2020.4","url":null,"abstract":"Over-approximated Worst-Case Execution Time (WCET) estimations for multi-cores lead to safe, but over-provisioned, systems and underutilized cores. To reduce WCET pessimism, interference-sensitive WCET (isWCET) estimations are used. Although they provide tighter WCET bounds, they are valid only for a specific schedule solution. Existing approaches have to maintain this isWCET schedule solution at run-time, via time-triggered execution, in order to be safe. Hence, any earlier execution of tasks, enabled by adapting the isWCET schedule solution, is not possible. In this paper, we present a dynamic approach that safely adapts isWCET schedules during execution, by relaxing or completely removing isWCET schedule dependencies, depending on the progress of each core. In this way, an earlier task execution is enabled, creating time slack that can be used by safety-critical and mixed-criticality systems to provide higher Quality-of-Services or execute other best-effort applications. The Response-Time Analysis (RTA) of the proposed approach is presented, showing that although the approach is dynamic, it is fully predictable with bounded WCET. To support our contribution, we evaluate the behavior and the scalability of the proposed approach for different application types and execution configurations on the 8-core Texas Instruments TMS320C6678 platform, obtaining significant performance improvements compared to static approaches.","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-07-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129872228","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Attack Detection Through Monitoring of Timing Deviations in Embedded Real-Time Systems 基于时间偏差监测的嵌入式实时系统攻击检测

Euromicro Conference on Real-Time Systems Pub Date : 2020-07-07 DOI: 10.4230/LIPICS.ECRTS.2020.8

Nicolas Bellec, Simon Rokicki, I. Puaut

{"title":"Attack Detection Through Monitoring of Timing Deviations in Embedded Real-Time Systems","authors":"Nicolas Bellec, Simon Rokicki, I. Puaut","doi":"10.4230/LIPICS.ECRTS.2020.8","DOIUrl":"https://doi.org/10.4230/LIPICS.ECRTS.2020.8","url":null,"abstract":"Real-time embedded systems (RTES) are required to interact more and more with their environment, thereby increasing their attack surface. Recent security breaches on car brakes and other critical components have already proven the feasibility of attacks on RTES. Such attacks may change the control-flow of the programs, which may lead to violations of the system's timing constraints. In this paper, we present a technique to detect attacks in RTES based on timing information. Our technique, designed for single-core processors, is based on a monitor implemented in hardware to preserve the predictability of instrumented programs. The monitor uses timing information (Worst-Case Execution Time-WCET) of code regions to detect attacks. The proposed technique guarantees that attacks that delay the run-time of any region beyond its WCET are detected. Since the number of regions in programs impacts the memory resources consumed by the hardware monitor, our method includes a region selection algorithm that limits the amount of memory consumed by the monitor. An implementation of the hardware monitor and its simulation demonstrates the practicality of our approach. In particular, an experimental study evaluates the attack detection latency.","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-07-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129913069","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors 基于cots的多处理器的固定优先级内存中心调度器

Euromicro Conference on Real-Time Systems Pub Date : 2020-06-01 DOI: 10.4230/LIPIcs.ECRTS.2020.1

Gero Schwäricke, Tomasz Kloda, G. Gracioli, M. Bertogna, M. Caccamo

{"title":"Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors","authors":"Gero Schwäricke, Tomasz Kloda, G. Gracioli, M. Bertogna, M. Caccamo","doi":"10.4230/LIPIcs.ECRTS.2020.1","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2020.1","url":null,"abstract":"Memory-centric scheduling attempts to guarantee temporal predictability on commercial-off-the-shelf (COTS) multiprocessor systems to exploit their high performance for real-time applications. Several solutions proposed in the real-time literature have hardware requirements that are not easily satisfied by modern COTS platforms, like hardware support for strict memory partitioning or the presence of scratchpads. However, even without said hardware support, it is possible to design an efficient memory-centric scheduler. In this article, we design, implement, and analyze a memory-centric scheduler for deterministic memory management on COTS multiprocessor platforms without any hardware support. Our approach uses fixed-priority scheduling and proposes a global “memory preemption” scheme to boost real-time schedulability. The proposed scheduling protocol is implemented in the Jailhouse hypervisor and Erika real-time kernel. Measurements of the scheduler overhead demonstrate the applicability of the proposed approach, and schedulability experiments show a 20% gain in terms of schedulability when compared to contention-based and static fair-share approaches. 2012 ACM Subject Classification Computer systems organization → Embedded systems; Computer systems organization → Multicore architectures; Software and its engineering → Real-time schedulability; Security and privacy → Virtualization and security","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"108 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125247910","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 12

Arbitration-Induced Preemption Delays 仲裁导致的先发制人延迟

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-09 DOI: 10.4230/LIPIcs.ECRTS.2019.19

F. Hebbache, F. Brandner, M. Jan, L. Pautet

{"title":"Arbitration-Induced Preemption Delays","authors":"F. Hebbache, F. Brandner, M. Jan, L. Pautet","doi":"10.4230/LIPIcs.ECRTS.2019.19","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.19","url":null,"abstract":"The interactions among concurrent tasks pose a challenge in the design of real-time multi-core systems, where blocking delays that tasks may experience while accessing shared memory have to be taken into consideration. Various memory arbitration schemes have been devised that address these issues, by providing trade-offs between predictability, average-case performance, and analyzability. Time-Division Multiplexing (TDM) is a well-known arbitration scheme due to its simplicity and analyzability. However, it suffers from low resource utilization due to its non-work-conserving nature. We proposed in our recent work dynamic schemes based on TDM, showing work-conserving behavior in practice, while retaining the guarantees of TDM. These approaches have only been evaluated in a restricted setting. Their applicability in a preemptive setting appears problematic, since they may induce long memory blocking times depending on execution history. These blocking delays may induce significant jitter and consequently increase the tasks' response times. This work explores means to manage and, finally, bound these blocking delays. Three different schemes are explored and compared with regard to their analyzability, impact on response-time analysis, implementation complexity, and runtime behavior. Experiments show that the various approaches behave virtually identically at runtime. This allows to retain the approach combining low implementation complexity with analyzability.","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134344131","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Hiding Communication Delays in Contention-Free Execution for SPM-Based Multi-Core Architectures 基于spm的多核体系结构无争用执行中隐藏通信延迟

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-09 DOI: 10.4230/LIPIcs.ECRTS.2019.25

Benjamin Rouxel, Stefanos Skalistis, Steven Derrien, I. Puaut

引用次数: 31

Impact of DM-LRU on WCET: A Static Analysis Approach DM-LRU对WCET的影响:一个静态分析方法

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-09 DOI: 10.4230/LIPIcs.ECRTS.2019.17

R. Mancuso, H. Yun, I. Puaut

{"title":"Impact of DM-LRU on WCET: A Static Analysis Approach","authors":"R. Mancuso, H. Yun, I. Puaut","doi":"10.4230/LIPIcs.ECRTS.2019.17","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.17","url":null,"abstract":"Cache memories in modern embedded processors are known to improve average memory access performance. Unfortunately, they are also known to represent a major source of unpredictability for hard real-time workload. One of the main limitations of typical caches is that content selection and replacement is entirely performed in hardware. As such, it is hard to control the cache behavior in software to favor caching of blocks that are known to have an impact on an application's worst-case execution time (WCET). \u0000In this paper, we consider a cache replacement policy, namely DM-LRU, that allows system designers to prioritize caching of memory blocks that are known to have an important impact on an application's WCET. Considering a single-core, single-level cache hierarchy, we describe an abstract interpretation-based timing analysis for DM-LRU. We implement the proposed analysis in a self-contained toolkit and study its qualitative properties on a set of representative benchmarks. Apart from being useful to compute the WCET when DM-LRU or similar policies are used, the proposed analysis can allow designers to perform WCET impact-aware selection of content to be retained in cache.","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"120 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131758188","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Response-Time Analysis of Limited-Preemptive Parallel DAG Tasks Under Global Scheduling 全局调度下有限抢占并行DAG任务响应时间分析

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-09 DOI: 10.4230/LIPIcs.ECRTS.2019.21

M. Nasri, Geoffrey Nelissen, Björn B. Brandenburg

{"title":"Response-Time Analysis of Limited-Preemptive Parallel DAG Tasks Under Global Scheduling","authors":"M. Nasri, Geoffrey Nelissen, Björn B. Brandenburg","doi":"10.4230/LIPIcs.ECRTS.2019.21","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.21","url":null,"abstract":"Most recurrent real-time applications can be modeled as a set of sequential code segments (or blocks) that must be (repeatedly) executed in a specific order. This paper provides a schedulability analysis for such systems modeled as a set of parallel DAG tasks executed under any limited-preemptive global job-level fixed priority scheduling policy. More precisely, we derive response-time bounds for a set of jobs subject to precedence constraints, release jitter, and execution-time uncertainty, which enables support for a wide variety of parallel, limited-preemptive execution models (e.g., periodic DAG tasks, transactional tasks, generalized multi-frame tasks, etc.). Our analysis explores the space of all possible schedules using a powerful new state abstraction and state-pruning technique. An empirical evaluation shows the analysis to identify between 10 to 90 percentage points more schedulable task sets than the state-of-the-art schedulability test for limited-preemptive sporadic DAG tasks. It scales to systems of up to 64 cores with 20 DAG tasks. Moreover, while our analysis is almost as accurate as the state-of-the-art exact schedulability test based on model checking (for sequential non-preemptive tasks), it is three orders of magnitude faster and hence capable of analyzing task sets with more than 60 tasks on 8 cores in a few seconds.","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"74 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127371356","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 30

Fast and Effective Multiframe-Task Parameter Assignment Via Concave Approximations of Demand 基于需求凹逼近的快速有效的多帧任务参数分配

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-08 DOI: 10.4230/LIPIcs.ECRTS.2019.20

Bo Peng, N. Fisher, Thidapat Chantem

{"title":"Fast and Effective Multiframe-Task Parameter Assignment Via Concave Approximations of Demand","authors":"Bo Peng, N. Fisher, Thidapat Chantem","doi":"10.4230/LIPIcs.ECRTS.2019.20","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.20","url":null,"abstract":"Task parameters in traditional models, e.g., the generalized multiframe (GMF) model, are fixed after task specification time. When tasks whose parameters can be assigned within a range, such as the frame parameters in self-suspending tasks and end-to-end tasks, the optimal offline assignment towards schedulability of such parameters becomes important. The GMF-PA (GMF with parameter adaptation) model proposed in recent work allows frame parameters to be flexibly chosen (offline) in arbitrary-deadline systems. Based on the GMF-PA model, a mixed-integer linear programming (MILP)-based schedulability test was previously given under EDF scheduling for a given assignment of frame parameters in uniprocessor systems. Due to the NP-hardness of the MILP, we present a pseudopolynomial linear programming (LP)-based heuristic algorithm guided by a concave approximation algorithm to achieve a feasible parameter assignment at a fraction of the time overhead of the MILP-based approach. The concave programming approximation algorithm closely approximates the MILP algorithm, and we prove its speed-up factor is (1 + δ)2 where δ > 0 can be arbitrarily small, with respect to the exact schedulability test of GMF-PA tasks under EDF. Extensive experiments involving self-suspending tasks (an application of the GMF-PA model) reveal that the schedulability ratio is significantly improved compared to other previously proposed polynomial-time approaches in medium and moderately highly loaded systems. 2012 ACM Subject Classification Computer systems organization → Real-time systems","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127127531","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

RT-CASEs: Container-Based Virtualization for Temporally Separated Mixed-Criticality Task Sets RT-CASEs:基于容器的虚拟化，用于时间分离的混合临界任务集

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-08 DOI: 10.4230/LIPIcs.ECRTS.2019.5

M. Cinque, Raffaele Della Corte, Antonio Eliso, A. Pecchia

{"title":"RT-CASEs: Container-Based Virtualization for Temporally Separated Mixed-Criticality Task Sets","authors":"M. Cinque, Raffaele Della Corte, Antonio Eliso, A. Pecchia","doi":"10.4230/LIPIcs.ECRTS.2019.5","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.5","url":null,"abstract":"This paper presents the notion of real-time containers, or rt-cases, conceived as the convergence of container-based virtualization technologies, such as Docker, and hard real-time operating systems. The idea is to allow critical containers, characterized by stringent timeliness and reliability requirements, to cohabit with traditional non real-time containers on the same hardware. The approach allows to keep the advantages of real-time virtualization, largely adopted in the industry, while reducing its inherent scalability limitation when to be applied to large-scale mixed-criticality systems or severely constrained hardware environments. The paper provides a reference architecture scheme for implementing the real-time container concept on top of a Linux kernel patched with a hard real-time co-kernel, and it discusses a possible solution, based on execution time monitoring, to achieve temporal separation of fixed-priority hard real-time periodic tasks running within containers with different criticality levels. The solution has been implemented using Docker over a Linux kernel patched with RTAI. Experimental results on real machinery show how the implemented solution is able to achieve temporal separation on a variety of random task sets, despite the presence of faulty tasks within a container that systematically exceed their worst case execution time. 2012 ACM Subject Classification Software and its engineering → Real-time systems software","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125865991","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 22

Reliable Dynamic Packet Scheduling over Lossy Real-Time Wireless Networks 有损实时无线网络的可靠动态分组调度

Euromicro Conference on Real-Time Systems Pub Date : 2019-07-08 DOI: 10.4230/LIPIcs.ECRTS.2019.11

Tao Gong, Tianyu Zhang, X. Hu, Qingxu Deng, M. Lemmon, Song Han

{"title":"Reliable Dynamic Packet Scheduling over Lossy Real-Time Wireless Networks","authors":"Tao Gong, Tianyu Zhang, X. Hu, Qingxu Deng, M. Lemmon, Song Han","doi":"10.4230/LIPIcs.ECRTS.2019.11","DOIUrl":"https://doi.org/10.4230/LIPIcs.ECRTS.2019.11","url":null,"abstract":"Along with the rapid development and deployment of real-time wireless network (RTWN) technologies in a wide range of applications, effective packet scheduling algorithms have been playing a critical role in RTWNs for achieving desired Quality of Service (QoS) for real-time sensing and control, especially in the presence of unexpected disturbances. Most existing solutions in the literature focus either on static or dynamic schedule construction to meet the desired QoS requirements, but have a common assumption that all wireless links are reliable. Although this assumption simplifies the algorithm design and analysis, it is not realistic in real-life settings. To address this drawback, this paper introduces a novel reliable dynamic packet scheduling framework, called RD-PaS. RD-PaS can not only construct static schedules to meet both the timing and reliability requirements of end-to-end packet transmissions in RTWNs for a given periodic network traffic pattern, but also construct new schedules rapidly to handle abruptly increased network traffic induced by unexpected disturbances while minimizing the impact on existing network flows. The functional correctness of the RD-PaS framework has been validated through its implementation and deployment on a real-life RTWN testbed. Extensive simulation-based experiments have also been performed to evaluate the effectiveness of RD-PaS, especially in large-scale network settings. 2012 ACM Subject Classification Networks → Network resources allocation; Networks → Network dynamics; Networks → Network reliability","PeriodicalId":191379,"journal":{"name":"Euromicro Conference on Real-Time Systems","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115359457","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 14