2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC)最新文献

Assessing the Memory Wall in Complex Codes 评估复杂代码中的内存墙

2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) Pub Date : 2022-11-01 DOI: 10.1109/MCHPC56545.2022.00009

G. Shipman, Jered Dominguez-Trujillo, K. Sheridan, S. Swaminarayan

{"title":"Assessing the Memory Wall in Complex Codes","authors":"G. Shipman, Jered Dominguez-Trujillo, K. Sheridan, S. Swaminarayan","doi":"10.1109/MCHPC56545.2022.00009","DOIUrl":"https://doi.org/10.1109/MCHPC56545.2022.00009","url":null,"abstract":"Many of Los Alamos National Laboratory’s (LANL) High Performance Computing (HPC) codes are heavily memory bandwidth bound. These codes often exhibit high levels of sparse memory access which differ significantly from industry standard benchmarks such as STREAM and GUPS. In this paper we present an analysis of some of our most important code-bases and their memory access patterns. From this analysis we generate representative micro-benchmarks that preserve the memory access characteristics of our codes using two approaches, one based on statistical sampling of relative memory offsets in a sliding time window at the function level and another at the loop level. The function level approach is used to assess the impact of advanced memory technologies such as LPDDR5 and HBM3 using the gem5 [1] simulator. Our simulation results show significant improvements for sparse memory access workloads using HBM3 relative to LPDDR5 and better scaling on a per core basis. Assessment of two different CPU architectures show that significantly higher peak memory bandwidth results in high bandwidth on sparse workloads. These two assessments demonstrate the benefits of this workload characterization technique in memory system design and evaluation.","PeriodicalId":171254,"journal":{"name":"2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132674274","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Evaluating Emerging CXL-enabled Memory Pooling for HPC Systems 为HPC系统评估新兴的支持cxl的内存池

2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) Pub Date : 2022-11-01 DOI: 10.1109/MCHPC56545.2022.00007

Jacob Wahlgren, M. Gokhale, I. Peng

{"title":"Evaluating Emerging CXL-enabled Memory Pooling for HPC Systems","authors":"Jacob Wahlgren, M. Gokhale, I. Peng","doi":"10.1109/MCHPC56545.2022.00007","DOIUrl":"https://doi.org/10.1109/MCHPC56545.2022.00007","url":null,"abstract":"Current HPC systems provide memory resources that are statically configured and tightly coupled with compute nodes. However, workloads on HPC systems are evolving. Diverse workloads lead to a need for configurable memory resources to achieve high performance and utilization. In this study, we evaluate a memory subsystem design leveraging CXL-enabled memory pooling. Two promising use cases of composable memory subsystems are studied – fine-grained capacity provisioning and scalable bandwidth provisioning. We developed an emulator to explore the performance impact of various memory compositions. We also provide a profiler to identify the memory usage patterns in applications and their optimization opportunities. Seven scientific and six graph applications are evaluated on various emulated memory configurations. Three out of seven scientific applications had less than 10% performance impact when the pooled memory backed 75% of their memory footprint. The results also show that a dynamically configured high-bandwidth system can effectively support bandwidth-intensive unstructured mesh-based applications like OpenFOAM. Finally, we identify interference through shared memory pools as a practical challenge for adoption on HPC systems.","PeriodicalId":171254,"journal":{"name":"2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132618434","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 9

Maximizing Performance Through Memory Hierarchy-Driven Data Layout Transformations 通过内存层次结构驱动的数据布局转换最大化性能

2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) Pub Date : 2022-11-01 DOI: 10.1109/MCHPC56545.2022.00006

B. Sepanski, Tuowen Zhao, H. Johansen, Samuel Williams

引用次数: 0

Reducing Memory-Bus Energy Consumption of GPUs via Software-Based Bit-Flip Minimization 通过基于软件的位翻转最小化来降低gpu的内存总线能耗

2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) Pub Date : 2022-11-01 DOI: 10.1109/MCHPC56545.2022.00008

Alex Fallin, Martin Burtscher

引用次数: 0