2021 International Conference on Rebooting Computing (ICRC)最新文献

筛选

英文中文

Enabling a Programming Environment for an Experimental Ion Trap Quantum Testbed 离子阱量子试验台的编程环境实现

2021 International Conference on Rebooting Computing (ICRC) Pub Date : 2021-10-30 DOI: 10.1109/ICRC53822.2021.00014

Austin Adams, Elton Pinto, Jeffrey Young, C. Herold, A. McCaskey, E. Dumitrescu, T. Conte

{"title":"Enabling a Programming Environment for an Experimental Ion Trap Quantum Testbed","authors":"Austin Adams, Elton Pinto, Jeffrey Young, C. Herold, A. McCaskey, E. Dumitrescu, T. Conte","doi":"10.1109/ICRC53822.2021.00014","DOIUrl":"https://doi.org/10.1109/ICRC53822.2021.00014","url":null,"abstract":"Ion trap quantum hardware promises to provide a computational advantage over classical computing for specific problem spaces while also providing an alternative hardware implementation path to cryogenic quantum systems as typified by IBM's quantum hardware. However, programming ion trap systems currently requires both strategies to mitigate high levels of noise and also tools to ease the challenge of programming these systems with pulse- or gate-level operations. This work focuses on improving the state-of-the-art for quantum programming of ion trap testbeds through the use of a quantum language specification, QCOR, and by demonstrating multi-level optimizations at the language, intermediate representation, and hardware backend levels. We implement a new QCOR/XACC backend to target a general ion trap testbed and then demonstrate the usage of multi-level optimizations to improve circuit fidelity and to reduce gate count. These techniques include the usage of a backend-specific numerical optimizer and physical gate optimizations to minimize the number of native instructions sent to the hardware. We evaluate our compiler backend using several QCOR benchmark programs, finding that on present testbed hardware, our compiler backend maintains the number of two-qubit native operations but decreases the number of single-qubit native operations by 1.54 times compared to the previous compiler regime. For projected testbed hardware upgrades, our compiler sees a reduction in two-qubit native operations by 2.40 times and one-qubit native operations by 6.13 times.","PeriodicalId":139766,"journal":{"name":"2021 International Conference on Rebooting Computing (ICRC)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-10-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132696958","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

An Efficient Reversible Algorithm for Linear Regression 一种有效的可逆线性回归算法

2021 International Conference on Rebooting Computing (ICRC) Pub Date : 2021-10-27 DOI: 10.1109/ICRC53822.2021.00024

J. Lynch, Jiaying Sun

引用次数: 3

首页上一页