发布求助
文献互助 智能选刊 最新文献

Quick Start Guide to Verilog最新文献

筛选
英文 中文
Modeling Counters 建模计数器
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-10552-5_9
B. Lameres
{"title":"Modeling Counters","authors":"B. Lameres","doi":"10.1007/978-3-030-10552-5_9","DOIUrl":"https://doi.org/10.1007/978-3-030-10552-5_9","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"67 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115283083","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Verilog Constructs Verilog构造
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-10552-5_2
B. Lameres
{"title":"Verilog Constructs","authors":"B. Lameres","doi":"10.1007/978-3-030-10552-5_2","DOIUrl":"https://doi.org/10.1007/978-3-030-10552-5_2","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127101753","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling Concurrent Functionality in Verilog 在Verilog中建模并发功能
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-10552-5_3
B. Lameres
{"title":"Modeling Concurrent Functionality in Verilog","authors":"B. Lameres","doi":"10.1007/978-3-030-10552-5_3","DOIUrl":"https://doi.org/10.1007/978-3-030-10552-5_3","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117031352","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling Finite State Machines 有限状态机建模
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-10552-5_8
B. Lameres
{"title":"Modeling Finite State Machines","authors":"B. Lameres","doi":"10.1007/978-3-030-10552-5_8","DOIUrl":"https://doi.org/10.1007/978-3-030-10552-5_8","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"67 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114822577","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling Sequential Storage and Registers 顺序存储和寄存器建模
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-04516-6_8
B. Lameres
{"title":"Modeling Sequential Storage and Registers","authors":"B. Lameres","doi":"10.1007/978-3-030-04516-6_8","DOIUrl":"https://doi.org/10.1007/978-3-030-04516-6_8","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"100 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127652930","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
The Modern Digital Design Flow 现代数字设计流程
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-10552-5_1
B. Lameres
{"title":"The Modern Digital Design Flow","authors":"B. Lameres","doi":"10.1007/978-3-030-10552-5_1","DOIUrl":"https://doi.org/10.1007/978-3-030-10552-5_1","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"250 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132060131","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Structural Design and Hierarchy 结构设计与层次
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-10552-5_4
B. Lameres
{"title":"Structural Design and Hierarchy","authors":"B. Lameres","doi":"10.1007/978-3-030-10552-5_4","DOIUrl":"https://doi.org/10.1007/978-3-030-10552-5_4","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127440476","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling Memory 建模内存
Quick Start Guide to Verilog Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-04516-6_11
B. Lameres
{"title":"Modeling Memory","authors":"B. Lameres","doi":"10.1007/978-3-030-04516-6_11","DOIUrl":"https://doi.org/10.1007/978-3-030-04516-6_11","url":null,"abstract":"","PeriodicalId":326384,"journal":{"name":"Quick Start Guide to Verilog","volume":"34 4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116188144","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信