{"title":"2. Modellierung von digitalen Schaltungen mit VHDL","authors":"","doi":"10.1515/9783110531459-033","DOIUrl":"https://doi.org/10.1515/9783110531459-033","url":null,"abstract":"","PeriodicalId":323992,"journal":{"name":"FPGA Hardware-Entwurf","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123948461","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"4. Von der Register-Transfer-Ebene zur Gatterebene","authors":"","doi":"10.1515/9783110531459-241","DOIUrl":"https://doi.org/10.1515/9783110531459-241","url":null,"abstract":"","PeriodicalId":323992,"journal":{"name":"FPGA Hardware-Entwurf","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122899470","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}