Introduction to Logic Circuits & Logic Design with VHDL最新文献

筛选
英文 中文
Arithmetic Circuits 运算电路
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 2018-08-15 DOI: 10.1007/978-3-030-12489-2_12
B. Lameres
{"title":"Arithmetic Circuits","authors":"B. Lameres","doi":"10.1007/978-3-030-12489-2_12","DOIUrl":"https://doi.org/10.1007/978-3-030-12489-2_12","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"4 5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-08-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128808601","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Behavioral Modeling of Sequential Logic 顺序逻辑的行为建模
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-319-34195-8_9
B. Lameres
{"title":"Behavioral Modeling of Sequential Logic","authors":"B. Lameres","doi":"10.1007/978-3-319-34195-8_9","DOIUrl":"https://doi.org/10.1007/978-3-319-34195-8_9","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"6 3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124584836","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Introduction: Analog vs. Digital 介绍:模拟与数字
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-319-34195-8_1
B. Lameres
{"title":"Introduction: Analog vs. Digital","authors":"B. Lameres","doi":"10.1007/978-3-319-34195-8_1","DOIUrl":"https://doi.org/10.1007/978-3-319-34195-8_1","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"12 3","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132693982","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Sequential Logic Design 顺序逻辑设计
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-319-53883-9_7
B. Lameres
{"title":"Sequential Logic Design","authors":"B. Lameres","doi":"10.1007/978-3-319-53883-9_7","DOIUrl":"https://doi.org/10.1007/978-3-319-53883-9_7","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"74 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121999930","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Digital Circuitry and Interfacing 数字电路与接口
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-319-34195-8_3
B. Lameres
{"title":"Digital Circuitry and Interfacing","authors":"B. Lameres","doi":"10.1007/978-3-319-34195-8_3","DOIUrl":"https://doi.org/10.1007/978-3-319-34195-8_3","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133366647","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
VHDL (Part 1) VHDL(第一部分)
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-319-34195-8_5
B. Lameres
{"title":"VHDL (Part 1)","authors":"B. Lameres","doi":"10.1007/978-3-319-34195-8_5","DOIUrl":"https://doi.org/10.1007/978-3-319-34195-8_5","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133660593","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Number Systems 数字系统
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-030-13605-5_2
B. Lameres
{"title":"Number Systems","authors":"B. Lameres","doi":"10.1007/978-3-030-13605-5_2","DOIUrl":"https://doi.org/10.1007/978-3-030-13605-5_2","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130558120","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
VHDL (Part 2) VHDL(第2部分)
Introduction to Logic Circuits & Logic Design with VHDL Pub Date : 1900-01-01 DOI: 10.1007/978-3-319-34195-8_8
B. Lameres
{"title":"VHDL (Part 2)","authors":"B. Lameres","doi":"10.1007/978-3-319-34195-8_8","DOIUrl":"https://doi.org/10.1007/978-3-319-34195-8_8","url":null,"abstract":"","PeriodicalId":221323,"journal":{"name":"Introduction to Logic Circuits & Logic Design with VHDL","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128653229","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信