Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems最新文献

Integrated Vivaldi antennas, an enabling technology for optical wireless networks on chip 集成维瓦尔第天线，芯片上的光学无线网络的使能技术

Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems Pub Date : 2018-01-22 DOI: 10.1145/3186608.3186609

G. Calò, G. Bellanca, Ali Emre Kaplan, F. Fuschini, M. Barbiroli, M. Bozzetti, P. Bassi, V. Petruzzelli

引用次数: 6

Spoofing Prevention via RF Power Profiling in Wireless Network-on-Chip 基于射频功率分析的无线片上网络防欺骗技术

Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems Pub Date : 2018-01-22 DOI: 10.1145/3186608.3186610

Brian Lebiednik, S. Abadal, Hyoukjun Kwon, T. Krishna

引用次数: 7

Monolithic Optical Interconnects in Zero-Change CMOS 零变化CMOS中的单片光互连

Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems Pub Date : 2018-01-22 DOI: 10.1145/3186608.3186612

A. Atabaki

引用次数: 1

A Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing 一种用于分解计算的软件定义SoC存储器总线桥架构

Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems Pub Date : 2018-01-11 DOI: 10.1145/3186608.3186611

D. Syrivelis, Andrea Reale, K. Katrinis, Christian Pinto

{"title":"A Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing","authors":"D. Syrivelis, Andrea Reale, K. Katrinis, Christian Pinto","doi":"10.1145/3186608.3186611","DOIUrl":"https://doi.org/10.1145/3186608.3186611","url":null,"abstract":"Disaggregation and rack-scale systems have the potential of drastically decreasing TCO and increasing utilization of cloud datacenters, while maintaining performance. While the concept of organising resources in separate pools and interconnecting them together on demand is straightforward, its materialisation can be radically different in terms of performance and scale potential. In this paper, we presenta memory bus bridge architecture which enables communication between 100s of masters and slaves in todays complex multiprocessor SoCs, that are physically intregrated in different chips and even different mainboards. The bridge tightly couples serial transceivers and a circuit network for chip-to-chip transfers. A key property of the proposed bridge architecture is that it is software-defined and thus can be configured at runtime, via a software control plane, to prepare and steer memory access transactions to remote slaves. This is particularly important because it enables datacenter orchestration tools to manage the disaggregated resource allocation. Moreover, we evaluate a bridge prototype we have build for ARM AXI4 memory bus interconnect and we discuss application-level observed performance.","PeriodicalId":147274,"journal":{"name":"Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-01-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122111094","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems 第三届新兴计算系统先进互连解决方案与技术国际研讨会论文集

Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems Pub Date : 2017-01-25 DOI: 10.1145/3186608

Sören Sonntag, J. M. G. Carrasco, J. Miguel, D. M. Gritschneder

引用次数: 1