发布求助
文献互助 智能选刊 最新文献

Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques最新文献

筛选
英文 中文
Hologram-based structural obfuscation for DSP cores 基于全息图的DSP核结构混淆
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch8
A. Sengupta, Mahendra Rathor
{"title":"Hologram-based structural obfuscation for DSP cores","authors":"A. Sengupta, Mahendra Rathor","doi":"10.1049/pbcs067e_ch8","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch8","url":null,"abstract":"This chapter highlights an alternative paradigm for the design of structurally obfuscated digital signal processing (DSP) cores inspired by security hologram. Discussion on different structural-obfuscation techniques have been included in this chapter with emphasis on the algorithms used for obfuscation during design synthesis of high-level synthesis (HLS). The chapter is organized as follows: Section 8.1 introduces the importance of obfuscation for IP cores during the system-on-chip design process; Section 8.2 discusses the background on security hologram; Section 8.3 highlights the possible use of applying the hologram concept for structural obfuscation; Section 8.4 explains the hologram-based obfuscation methodology for DSP cores; Section 8.5 presents illustrative examples for hologram-based obfuscation on DSP cores; Section 8.6 discusses the process of determination of gate count for un-obfuscated and obfuscated designs; Section 8.7 presents a demonstration and examples of high-level transformation-based obfuscated DSP circuits; Section 8.8 presents design examples of un-obfuscated (baseline) DSP circuits; Section 8.9 presents analysis on case studies; Section 8.10 concludes the chapter.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"47 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88090037","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Protecting the rights of an IP buyer using cryptosystem-based multivariable fingerprinting 利用基于密码系统的多变量指纹技术保护知识产权购买者的权利
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch6
A. Sengupta
{"title":"Protecting the rights of an IP buyer using cryptosystem-based multivariable fingerprinting","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch6","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch6","url":null,"abstract":"This chapter describes a cryptosystem-based fingerprinting approach for IP cores that is employed during the register allocation phase of electronic-system level synthesis. The need for a buyer's fingerprint and its desirable features are highlighted. Further, a detailed elaboration on the fingerprint selection and encoding technique followed by the embedding process and, finally, implementation details on case studies are provided. The chapter is organized as follows: Section 6.1 discusses the various challenges in electronic system design, followed by some fingerprint basics; Section 6.2 introduces some of the prior works in this domain; Section 6.3 presents an overview of the crypto-based fingerprinting process; Section 6.4 illustrates in detail the fingerprinting approach for digital signal processing (DSP) cores; and Section 6.5 discusses the security and design cost analyses using different case studies.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"15 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73154285","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Introduction to hardware (IP) security: forensic detective control and obfuscation of digital signal processing (DSP) cores 硬件(IP)安全概论:数字信号处理(DSP)核心的取证检测控制和混淆
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch1
A. Sengupta
{"title":"Introduction to hardware (IP) security: forensic detective control and obfuscation of digital signal processing (DSP) cores","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch1","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch1","url":null,"abstract":"This chapter introduces the reader to the concepts of hardware security as well as exposing them to the new frontiers on hardware (intellectual property (IP) core) security from the perspective of forensic detective control mechanisms and obfuscation techniques. The book explicitly emphasizes the emerging solutions in the literature on hardware security of digital signal processing (DSP) cores. This has not been covered in any book so far. The reader is expected to have some foundational knowledge of very-large scale integration (VLSI), digital hardware design flow, high-level synthesis (HLS) and optimization. The readers can use IP Core Protection and Hardware-Assisted Security for Consumer Electronics to gain some pre-knowledge in the field.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"3 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83439509","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Back Matter 回到问题
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_bm
{"title":"Back Matter","authors":"","doi":"10.1049/pbcs067e_bm","DOIUrl":"https://doi.org/10.1049/pbcs067e_bm","url":null,"abstract":"","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"92 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"91107063","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Forensic detective control using a digital signature-based watermark for IP core protection 使用基于数字签名的水印进行IP核保护的取证侦探控制
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch3
A. Sengupta
{"title":"Forensic detective control using a digital signature-based watermark for IP core protection","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch3","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch3","url":null,"abstract":"This chapter discusses forensic detective control using a digital signature-based watermark for intellectual property (IP) cores or integrated circuits (ICs). The chapter provides detailed insight on digital-signature generation and the embedding process that includes a discussion on signature-generation rules and algorithms, IP core protection using forensic detective control, methodology of implanting digital signature -based watermark constraints covertly into an IP core design and its respective design process.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"221 7 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76775488","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Forensic detective control using hardware steganography for IP core protection 使用硬件隐写技术进行IP核保护的法医侦探控制
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch2
A. Sengupta
{"title":"Forensic detective control using hardware steganography for IP core protection","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch2","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch2","url":null,"abstract":"This chapter discusses forensic detective control using hardware steganography for intellectual property (IP) cores or integrated circuits. The chapter is organized as follows: Section 2.1 introduces the utility or applications of hardware steganography; Section 2.2 discusses the threat model for which hardware steganography is applicable; Section 2.3 presents comparative study on contemporary approaches; Section 2.4 explains the IP core steganography model; Section 2.5 discusses forensic detective control using hardware steganography for digital signal processing (DSP) cores; Section 2.6 presents the design process of the hardware steganography process for DSP cores; Section 2.7 analyses security properties of hardware steganography; Section 2.8 presents an analysis and comparison of hardware steganography with watermarking for different DSP IP cores; finally, Section 2.9 concludes the chapter.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"39 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80359140","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Multi-phase obfuscation for fault-secured DSP circuits 故障保护DSP电路的多相混淆
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch7
A. Sengupta
{"title":"Multi-phase obfuscation for fault-secured DSP circuits","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch7","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch7","url":null,"abstract":"This chapter discusses a multi-phase obfuscation process for fault-secured intellectual property (IP) cores during electronic system level (ESL) synthesis. A detailed elaboration on the threat model for fault-secured IP cores is followed by the use of the multi-phase obfuscation process for digital signal processing (DSP) circuits and, finally, analyses of case studies. The chapter is organized as follows: Section 7.1 discusses fault-secured IP cores and their needs, followed by different threats to fault-secured IP cores and how to solve them. Section 7.2 focuses on the differences between functional obfuscation and structural obfuscation. Section 7.3 presents the problem formulation for protecting fault-secured IP cores. Section 7.4 discusses selected contemporary structural obfuscation approaches used to date. Section 7.5 provides an overview of the multi-phase obfuscation approach followed by evaluation models used and details of the approach in the context of fault-secured DSP circuits. Section 7.6 demonstrates the multi-phase obfuscation approach on a fault-secured finite impulse response (FIR) filter. Section 7.7 presents analyses based on case studies. Section 7.8 concludes the chapter.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"12 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75688219","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Protection of fault-secured IP cores using digital signature-based watermarks 使用基于数字签名的水印保护故障安全IP核
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch4
A. Sengupta
{"title":"Protection of fault-secured IP cores using digital signature-based watermarks","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch4","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch4","url":null,"abstract":"This chapter discusses forensic detective control using digital signature-based watermarks for fault-secured digital signal processing (DSP) cores or integrated circuits. The chapter provides detailed insight on the utility of the digital signature process for fault-secured DSP cores, which is an extension of Chapter 3. This chapter includes a discussion on transient fault security, generating loop unrolled control data flow graphs representing DSP cores, fault-secured IP core protection using forensic detective control of a digital signature, the methodology of implanting digital signature - watermarking constraints covertly into an IP core design, and the respective design process. The chapter is organized as follows: Section 4.1 introduces the background to IP cores and their countermeasures as well as the background on fault-secured IP cores; Section 4.2 discusses the threat model for which a digital-signature approach is applicable; Section 4.3 provides a discussion on contemporary IP core-protection approaches for DSP cores; Section 4.4 explains forensic detective control using a digital signature-based watermark; Section 4.5 presents a case study of the digital signature process for securing fault-secured FIR filters; Section 4.6 presents an analysis and comparison of digital signature-based watermarks for various fault-secured DSP cores; Section 4.7 concludes the chapter.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"65 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73868349","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Security of functionally obfuscated DSP cores 功能混淆DSP核的安全性
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch9
A. Sengupta, Mahendra Rathor
{"title":"Security of functionally obfuscated DSP cores","authors":"A. Sengupta, Mahendra Rathor","doi":"10.1049/pbcs067e_ch9","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch9","url":null,"abstract":"This chapter discusses the security of functionally obfuscated digital signal processing (DSP) cores. Some of the most prominent aspects of this chapter include descriptions of the attack models, points of vulnerability for launching reverse engineering (RE), security properties of the functional-obfuscation process, security against removal attack in the context of DSP cores, hardware-design methods of various state-of-the-art security solutions and a comparative perspective of different approaches used in the context of DSP cores.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"13 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90797124","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Multi-level watermark for IP protection 多级水印IP保护
Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques Pub Date : 2019-11-05 DOI: 10.1049/pbcs067e_ch5
A. Sengupta
{"title":"Multi-level watermark for IP protection","authors":"A. Sengupta","doi":"10.1049/pbcs067e_ch5","DOIUrl":"https://doi.org/10.1049/pbcs067e_ch5","url":null,"abstract":"The chapter describes a multi-level watermarking process for intellectual property (IP) cores that leverages the electronic-system level (ESL) and register-transfer level (RTL). A detailed elaboration is provided on the salient features of this multilevel watermarking approach followed by its encoding technique, embedding process, detection process and, finally, implementation details using case studies. The chapter is organized as follows: Section 5.1 discusses the abstraction levels of a digital design followed by some IP protection basics; Section 5.2 introduces some of the prior works in this domain; Section 5.3 presents the salient features and advantages of a multi-level watermarking process; Section 5.4 explains the signature-embedding process for digital signal processor (DSP) cores; Section 5.5 discusses the design process of a multi-level watermarked IP core using a finite impulse response (FIR) filter; Section 5.6 presents the signature detection details of a multi-level watermark; Section 5.7 presents an analysis based on case studies; Section 5.8 concludes the chapter.","PeriodicalId":12559,"journal":{"name":"Frontiers in Securing IP Cores: Forensic detective control and obfuscation techniques","volume":"124 1","pages":""},"PeriodicalIF":0.0,"publicationDate":"2019-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87867460","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信