发布求助
文献互助 智能选刊 最新文献

International Journal of Circuits and Architecture Design最新文献

筛选
英文 中文
Design of High Speed and Low Power Multiplier using Dual-Mode Square Adder 基于双模平方加法器的高速低功耗乘法器设计
International Journal of Circuits and Architecture Design Pub Date : 1900-01-01 DOI: 10.1504/ijcad.2019.10024523
N. Darimireddy, B. Lakshmi, R. R. Reddy
{"title":"Design of High Speed and Low Power Multiplier using Dual-Mode Square Adder","authors":"N. Darimireddy, B. Lakshmi, R. R. Reddy","doi":"10.1504/ijcad.2019.10024523","DOIUrl":"https://doi.org/10.1504/ijcad.2019.10024523","url":null,"abstract":"","PeriodicalId":110474,"journal":{"name":"International Journal of Circuits and Architecture Design","volume":"55 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132472300","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信
小红书