Christine Laurant, J. Delaine, P. Perichon, B. Thollin, Charley Lanneluc, Antoine Izoulet, Manon Porlan, R. Escoffier, J. Brun, J. Favre
{"title":"基于陶瓷基板和氮化镓器件的极低寄生电感双侧冷却电源模块","authors":"Christine Laurant, J. Delaine, P. Perichon, B. Thollin, Charley Lanneluc, Antoine Izoulet, Manon Porlan, R. Escoffier, J. Brun, J. Favre","doi":"10.1109/ectc32862.2020.00222","DOIUrl":null,"url":null,"abstract":"In this work, a new 650V double-side cooling inverter leg, using ceramic substrates and bare GaN on silicon transistors, compatible with high operating temperature, has been designed, manufactured and tested. It exhibits a parasitic inductance of 3 nH at 100 MHz. This paper firstly presents a review of parasitic elements reduction in power modules, and then it describes in details the technology, the design optimization, the original test strategy, the manufacturing process, and finally presents and discuss the electrical results.","PeriodicalId":6722,"journal":{"name":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","volume":"99 1","pages":"1402-1407"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Very low parasitic inductance double side cooling power modules based on ceramic substrates and GaN devices\",\"authors\":\"Christine Laurant, J. Delaine, P. Perichon, B. Thollin, Charley Lanneluc, Antoine Izoulet, Manon Porlan, R. Escoffier, J. Brun, J. Favre\",\"doi\":\"10.1109/ectc32862.2020.00222\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, a new 650V double-side cooling inverter leg, using ceramic substrates and bare GaN on silicon transistors, compatible with high operating temperature, has been designed, manufactured and tested. It exhibits a parasitic inductance of 3 nH at 100 MHz. This paper firstly presents a review of parasitic elements reduction in power modules, and then it describes in details the technology, the design optimization, the original test strategy, the manufacturing process, and finally presents and discuss the electrical results.\",\"PeriodicalId\":6722,\"journal\":{\"name\":\"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)\",\"volume\":\"99 1\",\"pages\":\"1402-1407\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ectc32862.2020.00222\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc32862.2020.00222","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Very low parasitic inductance double side cooling power modules based on ceramic substrates and GaN devices
In this work, a new 650V double-side cooling inverter leg, using ceramic substrates and bare GaN on silicon transistors, compatible with high operating temperature, has been designed, manufactured and tested. It exhibits a parasitic inductance of 3 nH at 100 MHz. This paper firstly presents a review of parasitic elements reduction in power modules, and then it describes in details the technology, the design optimization, the original test strategy, the manufacturing process, and finally presents and discuss the electrical results.