{"title":"毫米波eSiFO传输线的设计与制作","authors":"Shengjuan Zhou, Jian Cai, Qian Wang, Xiuyu Shi, Xuesong Zhang, Changmin Song, Yu Chen","doi":"10.1109/ectc32862.2020.00342","DOIUrl":null,"url":null,"abstract":"In millimeter-wave devices, Fan-out Wafer Level Package for system integration is a popular trend to meet the requirements of high performance, small dimensions and low cost. Compared to conventional Fan-out Wafer Level Package with molding compound, embedded Silicon Fan-out (eSiFO) Wafer Level Package has become an attractive technology due to low cost, less warpage problem and fine-pitch redistribution layer (RDL) production capability. However, silicon substrate is usually of low resistivity, which limits the application of eSiFO technology in millimeter-wave field. Thus, high efficiency and low loss transmission line has become an important topic in eSiFO. In this paper, a design of coplanar waveguide (CPW) with shield line for eSiFO in millimeter-wave applications is proposed. Electrical modeling of transmission line structure was carried out by HFSS. The CPW with and without shield line were fabricated compatible with semiconductor processes. Measurement and test results shows the shield line can provide good impedance matching, suppress undesirable substrate loss, as well as decrease crosstalk from adjacent lines.","PeriodicalId":6722,"journal":{"name":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","volume":"270 1","pages":"2197-2202"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A design and fabrication of transmission line for eSiFO in millimeter-wave applications\",\"authors\":\"Shengjuan Zhou, Jian Cai, Qian Wang, Xiuyu Shi, Xuesong Zhang, Changmin Song, Yu Chen\",\"doi\":\"10.1109/ectc32862.2020.00342\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In millimeter-wave devices, Fan-out Wafer Level Package for system integration is a popular trend to meet the requirements of high performance, small dimensions and low cost. Compared to conventional Fan-out Wafer Level Package with molding compound, embedded Silicon Fan-out (eSiFO) Wafer Level Package has become an attractive technology due to low cost, less warpage problem and fine-pitch redistribution layer (RDL) production capability. However, silicon substrate is usually of low resistivity, which limits the application of eSiFO technology in millimeter-wave field. Thus, high efficiency and low loss transmission line has become an important topic in eSiFO. In this paper, a design of coplanar waveguide (CPW) with shield line for eSiFO in millimeter-wave applications is proposed. Electrical modeling of transmission line structure was carried out by HFSS. The CPW with and without shield line were fabricated compatible with semiconductor processes. Measurement and test results shows the shield line can provide good impedance matching, suppress undesirable substrate loss, as well as decrease crosstalk from adjacent lines.\",\"PeriodicalId\":6722,\"journal\":{\"name\":\"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)\",\"volume\":\"270 1\",\"pages\":\"2197-2202\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ectc32862.2020.00342\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc32862.2020.00342","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A design and fabrication of transmission line for eSiFO in millimeter-wave applications
In millimeter-wave devices, Fan-out Wafer Level Package for system integration is a popular trend to meet the requirements of high performance, small dimensions and low cost. Compared to conventional Fan-out Wafer Level Package with molding compound, embedded Silicon Fan-out (eSiFO) Wafer Level Package has become an attractive technology due to low cost, less warpage problem and fine-pitch redistribution layer (RDL) production capability. However, silicon substrate is usually of low resistivity, which limits the application of eSiFO technology in millimeter-wave field. Thus, high efficiency and low loss transmission line has become an important topic in eSiFO. In this paper, a design of coplanar waveguide (CPW) with shield line for eSiFO in millimeter-wave applications is proposed. Electrical modeling of transmission line structure was carried out by HFSS. The CPW with and without shield line were fabricated compatible with semiconductor processes. Measurement and test results shows the shield line can provide good impedance matching, suppress undesirable substrate loss, as well as decrease crosstalk from adjacent lines.