D. Jung, Kunsik Park, J. Won, Doohyung Cho, Sung-Un Kwon, H. Jang, Jong-Won Lim
{"title":"功率限制器与PIN二极管嵌入腔中,以尽量减少寄生电感","authors":"D. Jung, Kunsik Park, J. Won, Doohyung Cho, Sung-Un Kwon, H. Jang, Jong-Won Lim","doi":"10.26866/jees.2022.6.l.10","DOIUrl":null,"url":null,"abstract":"This letter introduces a power limiter that limits the input power to protect the receiver when a large power enters the radio frequency receiver. When the power limiter receives a large power signal, a positive-intrinsic-negative (PIN) diode is turned on to limit the input power by lowering the impedance. We analyzed the characteristics of the power limiter according to the method of connecting the PIN diode in parallel with the input and output transmission lines of the power limiter. By embedding a PIN diode into the cavity and minimizing the length of the wire, a power limiter was designed and implemented to minimize parasitic inductance. In the S-band, the proposed power limiter’s insertion loss was below 0.5 dB, and the reflection loss characteristics were below 15 dB. Furthermore, it achieved an output P1dB of 21.8 dBm at 3.5 GHz.","PeriodicalId":15662,"journal":{"name":"Journal of electromagnetic engineering and science","volume":null,"pages":null},"PeriodicalIF":1.6000,"publicationDate":"2022-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Power Limiter with PIN Diode Embedded in Cavity to Minimize Parasitic Inductance\",\"authors\":\"D. Jung, Kunsik Park, J. Won, Doohyung Cho, Sung-Un Kwon, H. Jang, Jong-Won Lim\",\"doi\":\"10.26866/jees.2022.6.l.10\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter introduces a power limiter that limits the input power to protect the receiver when a large power enters the radio frequency receiver. When the power limiter receives a large power signal, a positive-intrinsic-negative (PIN) diode is turned on to limit the input power by lowering the impedance. We analyzed the characteristics of the power limiter according to the method of connecting the PIN diode in parallel with the input and output transmission lines of the power limiter. By embedding a PIN diode into the cavity and minimizing the length of the wire, a power limiter was designed and implemented to minimize parasitic inductance. In the S-band, the proposed power limiter’s insertion loss was below 0.5 dB, and the reflection loss characteristics were below 15 dB. Furthermore, it achieved an output P1dB of 21.8 dBm at 3.5 GHz.\",\"PeriodicalId\":15662,\"journal\":{\"name\":\"Journal of electromagnetic engineering and science\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.6000,\"publicationDate\":\"2022-11-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of electromagnetic engineering and science\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.26866/jees.2022.6.l.10\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of electromagnetic engineering and science","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.26866/jees.2022.6.l.10","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
Power Limiter with PIN Diode Embedded in Cavity to Minimize Parasitic Inductance
This letter introduces a power limiter that limits the input power to protect the receiver when a large power enters the radio frequency receiver. When the power limiter receives a large power signal, a positive-intrinsic-negative (PIN) diode is turned on to limit the input power by lowering the impedance. We analyzed the characteristics of the power limiter according to the method of connecting the PIN diode in parallel with the input and output transmission lines of the power limiter. By embedding a PIN diode into the cavity and minimizing the length of the wire, a power limiter was designed and implemented to minimize parasitic inductance. In the S-band, the proposed power limiter’s insertion loss was below 0.5 dB, and the reflection loss characteristics were below 15 dB. Furthermore, it achieved an output P1dB of 21.8 dBm at 3.5 GHz.
期刊介绍:
The Journal of Electromagnetic Engineering and Science (JEES) is an official English-language journal of the Korean Institute of Electromagnetic and Science (KIEES). This journal was launched in 2001 and has been published quarterly since 2003. It is currently registered with the National Research Foundation of Korea and also indexed in Scopus, CrossRef and EBSCO, DOI/Crossref, Google Scholar and Web of Science Core Collection as Emerging Sources Citation Index(ESCI) Journal. The objective of JEES is to publish academic as well as industrial research results and discoveries in electromagnetic engineering and science. The particular scope of the journal includes electromagnetic field theory and its applications: High frequency components, circuits, and systems, Antennas, smart phones, and radars, Electromagnetic wave environments, Relevant industrial developments.