Alejandro J. Calderón , Aitor Amonarriz , Mar Hernández , Leonidas Kosmidis , Jannis Wolf , Marc Solé Bonet , Matina M. Trompouki , Mikel Segura , Peio Onaindia
{"title":"在基于模型的工程工作流程中集成XtratuM和硬件加速器:METASAT方法","authors":"Alejandro J. Calderón , Aitor Amonarriz , Mar Hernández , Leonidas Kosmidis , Jannis Wolf , Marc Solé Bonet , Matina M. Trompouki , Mikel Segura , Peio Onaindia","doi":"10.1016/j.micpro.2026.105253","DOIUrl":null,"url":null,"abstract":"<div><div>The increasing complexity of satellite systems, driven by the adoption of Industry 4.0 technologies and strict ECSS standards, demands innovative design methodologies. The METASAT project introduces a model-based engineering workflow that integrates open-architecture hardware with advanced software virtualisation layers, such as the XtratuM hypervisor, to address these challenges. By leveraging a specialised toolchain that combines TASTE with MathWorks tools, METASAT enables efficient code generation for hardware accelerators, including the SPARROW AI accelerator and the Vortex GPU. This paper provides an overview of the project, detailing its design approach, toolchain integration, and contributions towards enhancing satellite on-board software engineering. Through these innovations, METASAT demonstrates how advanced modelling and automated code generation can reduce development costs and timelines, improve system performance, and ensure the competitiveness and dependability of future satellite missions.</div></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"121 ","pages":"Article 105253"},"PeriodicalIF":2.6000,"publicationDate":"2026-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Integrating XtratuM and hardware accelerators in a model-based engineering workflow: The METASAT approach\",\"authors\":\"Alejandro J. Calderón , Aitor Amonarriz , Mar Hernández , Leonidas Kosmidis , Jannis Wolf , Marc Solé Bonet , Matina M. Trompouki , Mikel Segura , Peio Onaindia\",\"doi\":\"10.1016/j.micpro.2026.105253\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>The increasing complexity of satellite systems, driven by the adoption of Industry 4.0 technologies and strict ECSS standards, demands innovative design methodologies. The METASAT project introduces a model-based engineering workflow that integrates open-architecture hardware with advanced software virtualisation layers, such as the XtratuM hypervisor, to address these challenges. By leveraging a specialised toolchain that combines TASTE with MathWorks tools, METASAT enables efficient code generation for hardware accelerators, including the SPARROW AI accelerator and the Vortex GPU. This paper provides an overview of the project, detailing its design approach, toolchain integration, and contributions towards enhancing satellite on-board software engineering. Through these innovations, METASAT demonstrates how advanced modelling and automated code generation can reduce development costs and timelines, improve system performance, and ensure the competitiveness and dependability of future satellite missions.</div></div>\",\"PeriodicalId\":49815,\"journal\":{\"name\":\"Microprocessors and Microsystems\",\"volume\":\"121 \",\"pages\":\"Article 105253\"},\"PeriodicalIF\":2.6000,\"publicationDate\":\"2026-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microprocessors and Microsystems\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0141933126000104\",\"RegionNum\":4,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"2026/2/16 0:00:00\",\"PubModel\":\"Epub\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microprocessors and Microsystems","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0141933126000104","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/2/16 0:00:00","PubModel":"Epub","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
Integrating XtratuM and hardware accelerators in a model-based engineering workflow: The METASAT approach
The increasing complexity of satellite systems, driven by the adoption of Industry 4.0 technologies and strict ECSS standards, demands innovative design methodologies. The METASAT project introduces a model-based engineering workflow that integrates open-architecture hardware with advanced software virtualisation layers, such as the XtratuM hypervisor, to address these challenges. By leveraging a specialised toolchain that combines TASTE with MathWorks tools, METASAT enables efficient code generation for hardware accelerators, including the SPARROW AI accelerator and the Vortex GPU. This paper provides an overview of the project, detailing its design approach, toolchain integration, and contributions towards enhancing satellite on-board software engineering. Through these innovations, METASAT demonstrates how advanced modelling and automated code generation can reduce development costs and timelines, improve system performance, and ensure the competitiveness and dependability of future satellite missions.
期刊介绍:
Microprocessors and Microsystems: Embedded Hardware Design (MICPRO) is a journal covering all design and architectural aspects related to embedded systems hardware. This includes different embedded system hardware platforms ranging from custom hardware via reconfigurable systems and application specific processors to general purpose embedded processors. Special emphasis is put on novel complex embedded architectures, such as systems on chip (SoC), systems on a programmable/reconfigurable chip (SoPC) and multi-processor systems on a chip (MPSoC), as well as, their memory and communication methods and structures, such as network-on-chip (NoC).
Design automation of such systems including methodologies, techniques, flows and tools for their design, as well as, novel designs of hardware components fall within the scope of this journal. Novel cyber-physical applications that use embedded systems are also central in this journal. While software is not in the main focus of this journal, methods of hardware/software co-design, as well as, application restructuring and mapping to embedded hardware platforms, that consider interplay between software and hardware components with emphasis on hardware, are also in the journal scope.