具有异步100/167 Mb/s ASK/FSK全双工通信的栅极驱动器的完全集成电隔离器

IF 2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Lucrezia Navarin;Karl Norling;Marco Parenzan;Stefano Ruzzu;Andrea Neviani;Andrea Bevilacqua
{"title":"具有异步100/167 Mb/s ASK/FSK全双工通信的栅极驱动器的完全集成电隔离器","authors":"Lucrezia Navarin;Karl Norling;Marco Parenzan;Stefano Ruzzu;Andrea Neviani;Andrea Bevilacqua","doi":"10.1109/LSSC.2025.3611018","DOIUrl":null,"url":null,"abstract":"A fully integrated galvanic isolator for gate drivers that supports high-speed, asynchronous, full-duplex communication is presented. Data transmission from the microcontroller to the power device is achieved using amplitude-shift keying (ASK) at 100 Mb/s, while simultaneous communication in the opposite direction is implemented using frequency-shift keying (FSK) at 167 Mb/s. A delay-locked loop (DLL)-based FSK demodulator enables robust operation in a completely asynchronous communication scenario. Prototypes were fabricated in a 0.13-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m HV CMOS technology, covering an area of 2.2 mm2. The system operates from a low 1.5-V supply with a total power consumption of 8.2 mW. Measured propagation delays are under 8 ns for ASK and below 4 ns for FSK at their respective maximum data rates.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"8 ","pages":"289-292"},"PeriodicalIF":2.0000,"publicationDate":"2025-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Fully Integrated Galvanic Isolator for Gate Drivers With Asynchronous 100/167 Mb/s ASK/FSK Full-Duplex Communication\",\"authors\":\"Lucrezia Navarin;Karl Norling;Marco Parenzan;Stefano Ruzzu;Andrea Neviani;Andrea Bevilacqua\",\"doi\":\"10.1109/LSSC.2025.3611018\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fully integrated galvanic isolator for gate drivers that supports high-speed, asynchronous, full-duplex communication is presented. Data transmission from the microcontroller to the power device is achieved using amplitude-shift keying (ASK) at 100 Mb/s, while simultaneous communication in the opposite direction is implemented using frequency-shift keying (FSK) at 167 Mb/s. A delay-locked loop (DLL)-based FSK demodulator enables robust operation in a completely asynchronous communication scenario. Prototypes were fabricated in a 0.13-<inline-formula> <tex-math>$\\\\mu $ </tex-math></inline-formula>m HV CMOS technology, covering an area of 2.2 mm2. The system operates from a low 1.5-V supply with a total power consumption of 8.2 mW. Measured propagation delays are under 8 ns for ASK and below 4 ns for FSK at their respective maximum data rates.\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":\"8 \",\"pages\":\"289-292\"},\"PeriodicalIF\":2.0000,\"publicationDate\":\"2025-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/11168847/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/11168847/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种用于支持高速、异步、全双工通信的栅极驱动器的完全集成的电隔离器。从微控制器到功率器件的数据传输使用100 Mb/s的移幅键控(ASK)实现,而相反方向的同步通信使用167 Mb/s的移频键控(FSK)实现。基于延迟锁环(DLL)的FSK解调器可以在完全异步通信场景中实现鲁棒操作。原型机采用0.13- $\mu $ m HV CMOS技术制造,面积为2.2 mm2。该系统使用1.5 v低电压供电,总功耗为8.2 mW。在各自的最大数据速率下,测量到的传播延迟对于ASK小于8 ns,对于FSK小于4 ns。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Fully Integrated Galvanic Isolator for Gate Drivers With Asynchronous 100/167 Mb/s ASK/FSK Full-Duplex Communication
A fully integrated galvanic isolator for gate drivers that supports high-speed, asynchronous, full-duplex communication is presented. Data transmission from the microcontroller to the power device is achieved using amplitude-shift keying (ASK) at 100 Mb/s, while simultaneous communication in the opposite direction is implemented using frequency-shift keying (FSK) at 167 Mb/s. A delay-locked loop (DLL)-based FSK demodulator enables robust operation in a completely asynchronous communication scenario. Prototypes were fabricated in a 0.13- $\mu $ m HV CMOS technology, covering an area of 2.2 mm2. The system operates from a low 1.5-V supply with a total power consumption of 8.2 mW. Measured propagation delays are under 8 ns for ASK and below 4 ns for FSK at their respective maximum data rates.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信