用于BLE应用的0.7 v多类数字多尔蒂功率放大器，在22nm CMOS中具有41%的峰值DE

IF 2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

IEEE Solid-State Circuits Letters Pub Date : 2025-07-22 DOI:10.1109/LSSC.2025.3591570

Edoardo Baiesi Fietta;David Seebacher;Davide Ponton;Andrea Bevilacqua

{"title":"用于BLE应用的0.7 v多类数字多尔蒂功率放大器，在22nm CMOS中具有41%的峰值DE","authors":"Edoardo Baiesi Fietta;David Seebacher;Davide Ponton;Andrea Bevilacqua","doi":"10.1109/LSSC.2025.3591570","DOIUrl":null,"url":null,"abstract":"This letter presents a multiclass, asymmetric digital Doherty power amplifier (DDPA) for Bluetooth low energy (BLE) applications, that achieves high efficiency at full-scale as well as at 8.6-dB back-off using a single 0.7-V supply voltage. The proposed DDPA is made of two power-combined switched-capacitor power amplifiers (SCPAs) and uses an on-chip, compact matching network. The DDPA is implemented in a 22-nm bulk CMOS technology, with the main goal of supporting BLE power classes 1.5, 2, and 3 efficiently. The proposed DDPA shows a peak drain efficiency (DE) of 41% at 10.5-dBm full-scale output power, and features an output spectrum compliant with the BLE spectrum emission mask.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"8 ","pages":"217-220"},"PeriodicalIF":2.0000,"publicationDate":"2025-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 0.7-V Multiclass Digital Doherty Power Amplifier for BLE Applications With 41% Peak DE in 22-nm CMOS\",\"authors\":\"Edoardo Baiesi Fietta;David Seebacher;Davide Ponton;Andrea Bevilacqua\",\"doi\":\"10.1109/LSSC.2025.3591570\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter presents a multiclass, asymmetric digital Doherty power amplifier (DDPA) for Bluetooth low energy (BLE) applications, that achieves high efficiency at full-scale as well as at 8.6-dB back-off using a single 0.7-V supply voltage. The proposed DDPA is made of two power-combined switched-capacitor power amplifiers (SCPAs) and uses an on-chip, compact matching network. The DDPA is implemented in a 22-nm bulk CMOS technology, with the main goal of supporting BLE power classes 1.5, 2, and 3 efficiently. The proposed DDPA shows a peak drain efficiency (DE) of 41% at 10.5-dBm full-scale output power, and features an output spectrum compliant with the BLE spectrum emission mask.\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":\"8 \",\"pages\":\"217-220\"},\"PeriodicalIF\":2.0000,\"publicationDate\":\"2025-07-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/11089942/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/11089942/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

摘要

本文介绍了一款适用于蓝牙低功耗（BLE）应用的多类非对称数字Doherty功率放大器（DDPA），该放大器在满尺寸和8.6 db回退时都能实现高效率，使用单个0.7 v电源电压。所提出的DDPA由两个功率组合开关电容功率放大器（scpa）组成，并使用片上紧凑的匹配网络。DDPA采用22nm体CMOS技术实现，主要目标是有效支持BLE功率等级1.5、2和3。所提出的DDPA在10.5 dbm满量程输出功率下的峰值漏极效率（DE）为41%，并且具有符合BLE频谱发射掩模的输出频谱。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 0.7-V Multiclass Digital Doherty Power Amplifier for BLE Applications With 41% Peak DE in 22-nm CMOS

This letter presents a multiclass, asymmetric digital Doherty power amplifier (DDPA) for Bluetooth low energy (BLE) applications, that achieves high efficiency at full-scale as well as at 8.6-dB back-off using a single 0.7-V supply voltage. The proposed DDPA is made of two power-combined switched-capacitor power amplifiers (SCPAs) and uses an on-chip, compact matching network. The DDPA is implemented in a 22-nm bulk CMOS technology, with the main goal of supporting BLE power classes 1.5, 2, and 3 efficiently. The proposed DDPA shows a peak drain efficiency (DE) of 41% at 10.5-dBm full-scale output power, and features an output spectrum compliant with the BLE spectrum emission mask.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering

CiteScore

4.30

自引率

3.70%

发文量