A. Lombrez , A. Divay , H. Boutry , L. Colas , N. Coudurier , S. Altazin , T. Baron
{"title":"基于tlm的200mm Si衬底上cmos兼容N+-InGaAs欧姆触点的数值提取","authors":"A. Lombrez , A. Divay , H. Boutry , L. Colas , N. Coudurier , S. Altazin , T. Baron","doi":"10.1016/j.sse.2025.109112","DOIUrl":null,"url":null,"abstract":"<div><div>We report the results of a TLM-based numerical extraction methodology applied on CMOS-compatible N<sup>+</sup>-InGaAs ohmic contacts integrated with dielectrics on 200mm Si substrates. The methodology is first described and calibrated using contacts on SOI. Then, we applied this method on W/TiN/Ti on N<sup>+</sup>-InGaAs contacts to obtain state-of-the-art level ρ<sub>c</sub> = 7,5.10<sup>-8</sup> Ω.cm<sup>2</sup> for 0.35x0.35µm contact dimension, which is close to relevant contact size of the targeted application (THz HBT for 6G).</div></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"227 ","pages":"Article 109112"},"PeriodicalIF":1.4000,"publicationDate":"2025-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"TLM-based numerical extraction for CMOS-compatible N+-InGaAs ohmic contacts on 200mm Si substrates\",\"authors\":\"A. Lombrez , A. Divay , H. Boutry , L. Colas , N. Coudurier , S. Altazin , T. Baron\",\"doi\":\"10.1016/j.sse.2025.109112\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>We report the results of a TLM-based numerical extraction methodology applied on CMOS-compatible N<sup>+</sup>-InGaAs ohmic contacts integrated with dielectrics on 200mm Si substrates. The methodology is first described and calibrated using contacts on SOI. Then, we applied this method on W/TiN/Ti on N<sup>+</sup>-InGaAs contacts to obtain state-of-the-art level ρ<sub>c</sub> = 7,5.10<sup>-8</sup> Ω.cm<sup>2</sup> for 0.35x0.35µm contact dimension, which is close to relevant contact size of the targeted application (THz HBT for 6G).</div></div>\",\"PeriodicalId\":21909,\"journal\":{\"name\":\"Solid-state Electronics\",\"volume\":\"227 \",\"pages\":\"Article 109112\"},\"PeriodicalIF\":1.4000,\"publicationDate\":\"2025-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid-state Electronics\",\"FirstCategoryId\":\"101\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0038110125000577\",\"RegionNum\":4,\"RegionCategory\":\"物理与天体物理\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110125000577","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
摘要
我们报告了一种基于tlm的数值提取方法的结果,该方法应用于cmos兼容的N+-InGaAs欧姆触点与200mm Si衬底上的介电体集成。首先描述了该方法,并使用SOI上的触点进行了校准。然后,我们将该方法应用于W/TiN/Ti on N+-InGaAs触点上,得到了最先进水平的ρc = 7,5.10-8 Ω。接触尺寸为0.35x0.35µm,接近目标应用的相关接触尺寸(6G太赫兹HBT)。
TLM-based numerical extraction for CMOS-compatible N+-InGaAs ohmic contacts on 200mm Si substrates
We report the results of a TLM-based numerical extraction methodology applied on CMOS-compatible N+-InGaAs ohmic contacts integrated with dielectrics on 200mm Si substrates. The methodology is first described and calibrated using contacts on SOI. Then, we applied this method on W/TiN/Ti on N+-InGaAs contacts to obtain state-of-the-art level ρc = 7,5.10-8 Ω.cm2 for 0.35x0.35µm contact dimension, which is close to relevant contact size of the targeted application (THz HBT for 6G).
期刊介绍:
It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.