IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
O. Golim;V. Vuorinen;M. Paulasto-Kröckel
{"title":"Facilitating Small-Pitch Interconnects With Low-Temperature Solid-Liquid Interdiffusion Bonding","authors":"O. Golim;V. Vuorinen;M. Paulasto-Kröckel","doi":"10.1109/TCPMT.2025.3540665","DOIUrl":null,"url":null,"abstract":"The trend for 3-D heterogeneous integration drives the need for a low-temperature bonding process for high-density interconnects (HDIs). The Cu-Sn–In-based solid-liquid interdiffusion (SLID) is a promising option as a low-temperature bonding technique that offers better processing flexibility and relatively lower costs for chip-sized substrates when compared with hybrid bonding. In this letter, the low-temperature process was applied in a chip-to-chip bonding process. The test structures contain microbumps with 5-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m width and 15-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m pitch, mimicking state-of-the-art small-pitch interconnects. At the bonding temperature of 170°C, the process was completed within 5 min, while at 150°C extended bonding time was required to completely transform low-melting materials into intermetallic phases. Electrical characterization, performed using three test structures, estimated a single interconnect resistivity as low as 1.3e<inline-formula> <tex-math>$^{-7}~\\Omega $ </tex-math></inline-formula>m. This letter showcases the potential of the low-temperature SLID bond process for HDI applications.","PeriodicalId":13085,"journal":{"name":"IEEE Transactions on Components, Packaging and Manufacturing Technology","volume":"15 3","pages":"627-630"},"PeriodicalIF":2.3000,"publicationDate":"2025-02-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10879407","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components, Packaging and Manufacturing Technology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10879407/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

三维异质集成的趋势推动了对高密度互连(HDI)低温键合工艺的需求。基于铜-硒-铟的固液互渗(SLID)是一种很有前途的低温键合技术,与混合键合技术相比,它具有更好的加工灵活性,芯片级基底的成本也相对较低。在这封信中,低温工艺被应用于芯片到芯片的键合工艺中。测试结构包含宽度为 5- $\mu $ m、间距为 15- $\mu $ m 的微凸块,模拟最先进的小间距互连。在 170°C 的键合温度下,键合过程在 5 分钟内完成,而在 150°C 的温度下,则需要更长的键合时间才能将低熔材料完全转化为金属间相。利用三个测试结构进行的电特性分析估计,单个互连电阻率低至 1.3e $^{-7}~\Omega $ m。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Facilitating Small-Pitch Interconnects With Low-Temperature Solid-Liquid Interdiffusion Bonding
The trend for 3-D heterogeneous integration drives the need for a low-temperature bonding process for high-density interconnects (HDIs). The Cu-Sn–In-based solid-liquid interdiffusion (SLID) is a promising option as a low-temperature bonding technique that offers better processing flexibility and relatively lower costs for chip-sized substrates when compared with hybrid bonding. In this letter, the low-temperature process was applied in a chip-to-chip bonding process. The test structures contain microbumps with 5- $\mu $ m width and 15- $\mu $ m pitch, mimicking state-of-the-art small-pitch interconnects. At the bonding temperature of 170°C, the process was completed within 5 min, while at 150°C extended bonding time was required to completely transform low-melting materials into intermetallic phases. Electrical characterization, performed using three test structures, estimated a single interconnect resistivity as low as 1.3e $^{-7}~\Omega $ m. This letter showcases the potential of the low-temperature SLID bond process for HDI applications.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Components, Packaging and Manufacturing Technology
IEEE Transactions on Components, Packaging and Manufacturing Technology ENGINEERING, MANUFACTURING-ENGINEERING, ELECTRICAL & ELECTRONIC
CiteScore
4.70
自引率
13.60%
发文量
203
审稿时长
3 months
期刊介绍: IEEE Transactions on Components, Packaging, and Manufacturing Technology publishes research and application articles on modeling, design, building blocks, technical infrastructure, and analysis underpinning electronic, photonic and MEMS packaging, in addition to new developments in passive components, electrical contacts and connectors, thermal management, and device reliability; as well as the manufacture of electronics parts and assemblies, with broad coverage of design, factory modeling, assembly methods, quality, product robustness, and design-for-environment.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信