Kai Li;Chiu-Chih Chou;Wei-Da Kuo;Hao-Hsiang Chuang;Hsin-Chan Hsieh;Ruey-Beei Wu
{"title":"DDR中多耦合线快速眼图索引的解析方法","authors":"Kai Li;Chiu-Chih Chou;Wei-Da Kuo;Hao-Hsiang Chuang;Hsin-Chan Hsieh;Ruey-Beei Wu","doi":"10.1109/TSIPI.2024.3507712","DOIUrl":null,"url":null,"abstract":"Double data rate (DDR) memory interface is used in an increasing number of electronic products to increase the efficiency of memory access. Factors such as signal propagation delay, reflection, and crosstalk need to be considered for signal integrity design. This study derives the transfer function of a single transmission line under mismatched boundary conditions and extends it to multiple coupled transmission lines. By utilizing inverse Fourier transform, the pulse responses are obtained and, based on peak distortion analysis, the worst-case eye height and eye width are quickly extracted, saving time in the simulation and achieving high accuracy for the design of high-speed DDR memory interface.","PeriodicalId":100646,"journal":{"name":"IEEE Transactions on Signal and Power Integrity","volume":"3 ","pages":"226-234"},"PeriodicalIF":0.0000,"publicationDate":"2024-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Analytic Method of Fast Eye-Diagram Index for Multiple Coupled Lines in DDR\",\"authors\":\"Kai Li;Chiu-Chih Chou;Wei-Da Kuo;Hao-Hsiang Chuang;Hsin-Chan Hsieh;Ruey-Beei Wu\",\"doi\":\"10.1109/TSIPI.2024.3507712\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Double data rate (DDR) memory interface is used in an increasing number of electronic products to increase the efficiency of memory access. Factors such as signal propagation delay, reflection, and crosstalk need to be considered for signal integrity design. This study derives the transfer function of a single transmission line under mismatched boundary conditions and extends it to multiple coupled transmission lines. By utilizing inverse Fourier transform, the pulse responses are obtained and, based on peak distortion analysis, the worst-case eye height and eye width are quickly extracted, saving time in the simulation and achieving high accuracy for the design of high-speed DDR memory interface.\",\"PeriodicalId\":100646,\"journal\":{\"name\":\"IEEE Transactions on Signal and Power Integrity\",\"volume\":\"3 \",\"pages\":\"226-234\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-12-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Signal and Power Integrity\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10812690/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Signal and Power Integrity","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10812690/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Analytic Method of Fast Eye-Diagram Index for Multiple Coupled Lines in DDR
Double data rate (DDR) memory interface is used in an increasing number of electronic products to increase the efficiency of memory access. Factors such as signal propagation delay, reflection, and crosstalk need to be considered for signal integrity design. This study derives the transfer function of a single transmission line under mismatched boundary conditions and extends it to multiple coupled transmission lines. By utilizing inverse Fourier transform, the pulse responses are obtained and, based on peak distortion analysis, the worst-case eye height and eye width are quickly extracted, saving time in the simulation and achieving high accuracy for the design of high-speed DDR memory interface.