用于波束成形接收器的时间调制-LO-路径矢量调制器

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

IEEE Solid-State Circuits Letters Pub Date : 2024-10-11 DOI:10.1109/LSSC.2024.3478837

Petar Barac;Matthew Bajor;Peter R. Kinget

{"title":"用于波束成形接收器的时间调制-LO-路径矢量调制器","authors":"Petar Barac;Matthew Bajor;Peter R. Kinget","doi":"10.1109/LSSC.2024.3478837","DOIUrl":null,"url":null,"abstract":"A time-modulated LO (TM-LO) vector modulator (VM) architecture using a time domain approach for amplitude scaling and phase shifting received signals is presented. The TM-LO uses rail-to-rail LO waveforms generated from digitally synthesized blocks and pass-gate switches to perform the amplitude/phase control. A single element receiver achieves 0.2 dB RMS gain error and 1.4° RMS phase error with 5 bits of amplitude/phase resolution across a 360° range is implemented in a 65 nm CMOS process. Without time-modulation, the hardware is capable of 3-bits of resolution. The inherent digital nature of TM-LO architecture provides opportunity very compact front-ends suitable for large arrays and lower voltage technologies. Four TM-LO chips were used to create a beamforming receiver","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"323-326"},"PeriodicalIF":2.2000,"publicationDate":"2024-10-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Time-Modulated-LO-Path Vector Modulators for Beamforming Receivers\",\"authors\":\"Petar Barac;Matthew Bajor;Peter R. Kinget\",\"doi\":\"10.1109/LSSC.2024.3478837\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A time-modulated LO (TM-LO) vector modulator (VM) architecture using a time domain approach for amplitude scaling and phase shifting received signals is presented. The TM-LO uses rail-to-rail LO waveforms generated from digitally synthesized blocks and pass-gate switches to perform the amplitude/phase control. A single element receiver achieves 0.2 dB RMS gain error and 1.4° RMS phase error with 5 bits of amplitude/phase resolution across a 360° range is implemented in a 65 nm CMOS process. Without time-modulation, the hardware is capable of 3-bits of resolution. The inherent digital nature of TM-LO architecture provides opportunity very compact front-ends suitable for large arrays and lower voltage technologies. Four TM-LO chips were used to create a beamforming receiver\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":\"7 \",\"pages\":\"323-326\"},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2024-10-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10714424/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10714424/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

摘要

本文介绍了一种时间调制 LO（TM-LO）矢量调制器（VM）架构，该架构采用时域方法对接收到的信号进行幅度缩放和相移。TM-LO 使用由数字合成块生成的轨至轨 LO 波形和通栅开关来执行振幅/相位控制。单元件接收器可在 360° 范围内实现 0.2 dB RMS 增益误差和 1.4° RMS 相位误差，振幅/相位分辨率为 5 位，采用 65 nm CMOS 工艺实现。在没有时间调制的情况下，硬件的分辨率为 3 位。TM-LO 架构固有的数字特性提供了非常紧凑的前端，适合大型阵列和低电压技术。四个 TM-LO 芯片用于创建波束成形接收器

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Time-Modulated-LO-Path Vector Modulators for Beamforming Receivers

A time-modulated LO (TM-LO) vector modulator (VM) architecture using a time domain approach for amplitude scaling and phase shifting received signals is presented. The TM-LO uses rail-to-rail LO waveforms generated from digitally synthesized blocks and pass-gate switches to perform the amplitude/phase control. A single element receiver achieves 0.2 dB RMS gain error and 1.4° RMS phase error with 5 bits of amplitude/phase resolution across a 360° range is implemented in a 65 nm CMOS process. Without time-modulation, the hardware is capable of 3-bits of resolution. The inherent digital nature of TM-LO architecture provides opportunity very compact front-ends suitable for large arrays and lower voltage technologies. Four TM-LO chips were used to create a beamforming receiver

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering

CiteScore

4.30

自引率

3.70%

发文量