在 300 毫米晶圆上定向蚀刻用于互连应用的无屏障镍铝线

IF 4.1 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Souvik Kundu;J.-P. Soulié;G. Marti;F. U. Okudur;Shreya Kundu;L. Souriau;F. Lazzarino;G. Murdoch;S. Park;Z. Tőkei
{"title":"在 300 毫米晶圆上定向蚀刻用于互连应用的无屏障镍铝线","authors":"Souvik Kundu;J.-P. Soulié;G. Marti;F. U. Okudur;Shreya Kundu;L. Souriau;F. Lazzarino;G. Murdoch;S. Park;Z. Tőkei","doi":"10.1109/LED.2024.3449219","DOIUrl":null,"url":null,"abstract":"This letter demonstrates the functionality of barrier-less 20nm NiAl for 100nm metal pitch interconnects fabricated on 300mm full wafers. We have developed an industry-relevant integration route consisting of a SiN hard mask patterned by reactive ion etching and directional NiAl etching by ion beam etch techniques. The resistivity for NiAl is found to be close to Ru, along with 99% electrical yield, impressive uniformity across the full wafer, and no bridging or line collapsing was observed.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":"45 10","pages":"2033-2035"},"PeriodicalIF":4.1000,"publicationDate":"2024-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Directional Etching of Barrierless NiAl Lines on 300-mm Wafers for Interconnects Applications\",\"authors\":\"Souvik Kundu;J.-P. Soulié;G. Marti;F. U. Okudur;Shreya Kundu;L. Souriau;F. Lazzarino;G. Murdoch;S. Park;Z. Tőkei\",\"doi\":\"10.1109/LED.2024.3449219\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter demonstrates the functionality of barrier-less 20nm NiAl for 100nm metal pitch interconnects fabricated on 300mm full wafers. We have developed an industry-relevant integration route consisting of a SiN hard mask patterned by reactive ion etching and directional NiAl etching by ion beam etch techniques. The resistivity for NiAl is found to be close to Ru, along with 99% electrical yield, impressive uniformity across the full wafer, and no bridging or line collapsing was observed.\",\"PeriodicalId\":13198,\"journal\":{\"name\":\"IEEE Electron Device Letters\",\"volume\":\"45 10\",\"pages\":\"2033-2035\"},\"PeriodicalIF\":4.1000,\"publicationDate\":\"2024-08-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Electron Device Letters\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10644050/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10644050/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

这封信展示了在 300 毫米全晶圆上制造 100nm 金属间距互连器件的 20nm 无屏障 NiAl 的功能。我们开发了一种与工业相关的集成路线,包括通过反应离子蚀刻技术对 SiN 硬掩模进行图案化,以及通过离子束蚀刻技术对 NiAl 进行定向蚀刻。结果发现,NiAl 的电阻率接近 Ru,电子成品率达到 99%,整个晶片的均匀性令人印象深刻,而且没有观察到桥接或线路塌陷现象。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Directional Etching of Barrierless NiAl Lines on 300-mm Wafers for Interconnects Applications
This letter demonstrates the functionality of barrier-less 20nm NiAl for 100nm metal pitch interconnects fabricated on 300mm full wafers. We have developed an industry-relevant integration route consisting of a SiN hard mask patterned by reactive ion etching and directional NiAl etching by ion beam etch techniques. The resistivity for NiAl is found to be close to Ru, along with 99% electrical yield, impressive uniformity across the full wafer, and no bridging or line collapsing was observed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Electron Device Letters
IEEE Electron Device Letters 工程技术-工程:电子与电气
CiteScore
8.20
自引率
10.20%
发文量
551
审稿时长
1.4 months
期刊介绍: IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信