Hossein Yazdani, Andreas Thies, Paul Stützle, O. Bengtsson, Oliver Hilt, Wolfgang Heinrich, Joachim Wuerfl
{"title":"通过电镀实现射频 GaN-HFET 的低电阻栅极模块","authors":"Hossein Yazdani, Andreas Thies, Paul Stützle, O. Bengtsson, Oliver Hilt, Wolfgang Heinrich, Joachim Wuerfl","doi":"10.1088/1361-6641/ad1b16","DOIUrl":null,"url":null,"abstract":"\n This paper presents a novel approach for reducing the gate resistance (Rg) of K and Ka-band GaN HFETs with 150 nm gate length through a new gate metallization technique. The method involves increasing the gate cross-section via galvanic metallization using FBH's Ir-sputter gate technology, which allows an increase in gate metal thickness from the current 0.4 μm to approximately 1.0 μm for the transistors under investigation. This optimization leads to a substantial 50% reduction in gate series resistance, resulting in significant improvements in the RF performance. Specifically, the devices achieve 20% higher output power density and 10% better power-added efficiency (PAE) at 20 GHz and Vds = 20 V. The decreased gate resistance enables new degrees of freedom in design, such as longer gate fingers and/or shorter gate lengths, for more efficient power cells operating in this frequency range.","PeriodicalId":21585,"journal":{"name":"Semiconductor Science and Technology","volume":"28 5","pages":""},"PeriodicalIF":1.9000,"publicationDate":"2024-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Low-resistive gate module for RF GaN-HFETs by electroplating\",\"authors\":\"Hossein Yazdani, Andreas Thies, Paul Stützle, O. Bengtsson, Oliver Hilt, Wolfgang Heinrich, Joachim Wuerfl\",\"doi\":\"10.1088/1361-6641/ad1b16\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\\n This paper presents a novel approach for reducing the gate resistance (Rg) of K and Ka-band GaN HFETs with 150 nm gate length through a new gate metallization technique. The method involves increasing the gate cross-section via galvanic metallization using FBH's Ir-sputter gate technology, which allows an increase in gate metal thickness from the current 0.4 μm to approximately 1.0 μm for the transistors under investigation. This optimization leads to a substantial 50% reduction in gate series resistance, resulting in significant improvements in the RF performance. Specifically, the devices achieve 20% higher output power density and 10% better power-added efficiency (PAE) at 20 GHz and Vds = 20 V. The decreased gate resistance enables new degrees of freedom in design, such as longer gate fingers and/or shorter gate lengths, for more efficient power cells operating in this frequency range.\",\"PeriodicalId\":21585,\"journal\":{\"name\":\"Semiconductor Science and Technology\",\"volume\":\"28 5\",\"pages\":\"\"},\"PeriodicalIF\":1.9000,\"publicationDate\":\"2024-01-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Semiconductor Science and Technology\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.1088/1361-6641/ad1b16\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Semiconductor Science and Technology","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1088/1361-6641/ad1b16","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
摘要
本文介绍了一种通过新型栅极金属化技术降低栅极长度为 150 nm 的 K 和 Ka 波段氮化镓高频晶体管栅极电阻 (Rg) 的新方法。该方法采用 FBH 的 Ir-sputter 栅极技术,通过电镀金属化增加栅极横截面,从而将所研究晶体管的栅极金属厚度从目前的 0.4 μm 增加到约 1.0 μm。这一优化使栅极串联电阻大幅降低了 50%,从而显著提高了射频性能。栅极电阻的减小为设计提供了新的自由度,如更长的栅极指和/或更短的栅极长度,从而实现在此频率范围内更高效的功率电池。
Low-resistive gate module for RF GaN-HFETs by electroplating
This paper presents a novel approach for reducing the gate resistance (Rg) of K and Ka-band GaN HFETs with 150 nm gate length through a new gate metallization technique. The method involves increasing the gate cross-section via galvanic metallization using FBH's Ir-sputter gate technology, which allows an increase in gate metal thickness from the current 0.4 μm to approximately 1.0 μm for the transistors under investigation. This optimization leads to a substantial 50% reduction in gate series resistance, resulting in significant improvements in the RF performance. Specifically, the devices achieve 20% higher output power density and 10% better power-added efficiency (PAE) at 20 GHz and Vds = 20 V. The decreased gate resistance enables new degrees of freedom in design, such as longer gate fingers and/or shorter gate lengths, for more efficient power cells operating in this frequency range.
期刊介绍:
Devoted to semiconductor research, Semiconductor Science and Technology''s multidisciplinary approach reflects the far-reaching nature of this topic.
The scope of the journal covers fundamental and applied experimental and theoretical studies of the properties of non-organic, organic and oxide semiconductors, their interfaces and devices, including:
fundamental properties
materials and nanostructures
devices and applications
fabrication and processing
new analytical techniques
simulation
emerging fields:
materials and devices for quantum technologies
hybrid structures and devices
2D and topological materials
metamaterials
semiconductors for energy
flexible electronics.