用于每比特亚皮焦耳光链路的倒装集成硅光子桥芯片

H. Thacker, Ying Luo, Jing Shi, I. Shubin, J. Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Joannes M. Costa, T. Pinguet, A. Mekis, P. Dong, S. Liao, D. Feng, M. Asghari, R. Ho, K. Raj, James G. Mitchell, A. Krishnamoorthy, J. Cunningham
{"title":"用于每比特亚皮焦耳光链路的倒装集成硅光子桥芯片","authors":"H. Thacker, Ying Luo, Jing Shi, I. Shubin, J. Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Joannes M. Costa, T. Pinguet, A. Mekis, P. Dong, S. Liao, D. Feng, M. Asghari, R. Ho, K. Raj, James G. Mitchell, A. Krishnamoorthy, J. Cunningham","doi":"10.1109/ECTC.2010.5490965","DOIUrl":null,"url":null,"abstract":"Silicon photonics holds tremendous promise as an energy and bandwidth efficient interconnect technology for chip-to-chip and within-chip communications in high-performance computing systems. In this paper, we present a low-parasitic microsolder-based flip-chip integration method used to integrate silicon photonic modulators and photodetectors with high-speed VLSI circuits using chips fabricated on vastly different technology platforms. Both the hybrid-integrated silicon photonic transmit (Tx) and receive (Rx) components were tested to demonstrate record sub-picojoule-per-bit performance at 5 Gbps.","PeriodicalId":429629,"journal":{"name":"2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"41","resultStr":"{\"title\":\"Flip-chip integrated silicon photonic bridge chips for sub-picojoule per bit optical links\",\"authors\":\"H. Thacker, Ying Luo, Jing Shi, I. Shubin, J. Lexau, Xuezhe Zheng, Guoliang Li, Jin Yao, Joannes M. Costa, T. Pinguet, A. Mekis, P. Dong, S. Liao, D. Feng, M. Asghari, R. Ho, K. Raj, James G. Mitchell, A. Krishnamoorthy, J. Cunningham\",\"doi\":\"10.1109/ECTC.2010.5490965\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Silicon photonics holds tremendous promise as an energy and bandwidth efficient interconnect technology for chip-to-chip and within-chip communications in high-performance computing systems. In this paper, we present a low-parasitic microsolder-based flip-chip integration method used to integrate silicon photonic modulators and photodetectors with high-speed VLSI circuits using chips fabricated on vastly different technology platforms. Both the hybrid-integrated silicon photonic transmit (Tx) and receive (Rx) components were tested to demonstrate record sub-picojoule-per-bit performance at 5 Gbps.\",\"PeriodicalId\":429629,\"journal\":{\"name\":\"2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"41\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC.2010.5490965\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2010.5490965","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 41

摘要

硅光子学作为一种能量和带宽高效的互连技术,在高性能计算系统中用于芯片对芯片和芯片内通信,具有巨大的前景。在本文中,我们提出了一种基于低寄生微焊料的倒装芯片集成方法,用于将硅光子调制器和光电探测器与高速VLSI电路集成,使用在不同技术平台上制造的芯片。对混合集成硅光子发射(Tx)和接收(Rx)组件进行了测试,在5gbps的速度下展示了创纪录的每比特亚皮焦耳性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Flip-chip integrated silicon photonic bridge chips for sub-picojoule per bit optical links
Silicon photonics holds tremendous promise as an energy and bandwidth efficient interconnect technology for chip-to-chip and within-chip communications in high-performance computing systems. In this paper, we present a low-parasitic microsolder-based flip-chip integration method used to integrate silicon photonic modulators and photodetectors with high-speed VLSI circuits using chips fabricated on vastly different technology platforms. Both the hybrid-integrated silicon photonic transmit (Tx) and receive (Rx) components were tested to demonstrate record sub-picojoule-per-bit performance at 5 Gbps.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信