用于逻辑兼容高密度dram的新型合并增益单元

1997 Symposium on VLSI Technology Pub Date : 1997-06-10 DOI:10.1109/VLSIT.1997.623745

Mukai, Hayashi, Komatsu

{"title":"用于逻辑兼容高密度dram的新型合并增益单元","authors":"Mukai, Hayashi, Komatsu","doi":"10.1109/VLSIT.1997.623745","DOIUrl":null,"url":null,"abstract":"A new structured cell is proposed for the logic compatible Merged DRAM gain cell capable of reducing the cell size to almost one transistor area and with small increase in process steps. It can drastically improve “1” and “0” states separation due to the JFET effect of n channel region between two p+ gate regions. This new cell does not require new materials nor new equipments. Non-destructive read-out (NDRO) is possible resulting in higher speed read cycle.","PeriodicalId":414778,"journal":{"name":"1997 Symposium on VLSI Technology","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Novel Merged Gain Cell For Logic Compatible High Density DRAMs\",\"authors\":\"Mukai, Hayashi, Komatsu\",\"doi\":\"10.1109/VLSIT.1997.623745\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new structured cell is proposed for the logic compatible Merged DRAM gain cell capable of reducing the cell size to almost one transistor area and with small increase in process steps. It can drastically improve “1” and “0” states separation due to the JFET effect of n channel region between two p+ gate regions. This new cell does not require new materials nor new equipments. Non-destructive read-out (NDRO) is possible resulting in higher speed read cycle.\",\"PeriodicalId\":414778,\"journal\":{\"name\":\"1997 Symposium on VLSI Technology\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-06-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1997 Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1997.623745\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1997.623745","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种逻辑兼容合并DRAM增益单元的结构单元，该单元的尺寸几乎可以缩小到一个晶体管面积，并且工艺步骤的增加很小。由于两个p+栅极区域之间的n沟道区域的JFET效应，它可以大大改善“1”和“0”状态的分离。这种新电池不需要新材料，也不需要新设备。非破坏性读出(NDRO)是可能的，从而提高读取周期的速度。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Novel Merged Gain Cell For Logic Compatible High Density DRAMs

A new structured cell is proposed for the logic compatible Merged DRAM gain cell capable of reducing the cell size to almost one transistor area and with small increase in process steps. It can drastically improve “1” and “0” states separation due to the JFET effect of n channel region between two p+ gate regions. This new cell does not require new materials nor new equipments. Non-destructive read-out (NDRO) is possible resulting in higher speed read cycle.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1997 Symposium on VLSI Technology

自引率

0.00%

发文量