R. Kapur, B. Keller, B. Koenemann, M. Lousberg, P. Reuter, T. Taylor, P. Varma
{"title":"P1500-CTL:迈向标准核心测试语言","authors":"R. Kapur, B. Keller, B. Koenemann, M. Lousberg, P. Reuter, T. Taylor, P. Varma","doi":"10.1109/VTEST.1999.766708","DOIUrl":null,"url":null,"abstract":"As part of the IEEE standardization activities of P1500, a language is being defined for embedded core test to enable the reuse of intellectual property in a system on a chip environment. A Core Test Description Language (CTL) is being proposed as an industry standard method for capturing and expressing test related information for reusable cores. This paper discusses the scope of the standardization activity.","PeriodicalId":248104,"journal":{"name":"Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"P1500-CTL: Towards a Standard Core Test Language\",\"authors\":\"R. Kapur, B. Keller, B. Koenemann, M. Lousberg, P. Reuter, T. Taylor, P. Varma\",\"doi\":\"10.1109/VTEST.1999.766708\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As part of the IEEE standardization activities of P1500, a language is being defined for embedded core test to enable the reuse of intellectual property in a system on a chip environment. A Core Test Description Language (CTL) is being proposed as an industry standard method for capturing and expressing test related information for reusable cores. This paper discusses the scope of the standardization activity.\",\"PeriodicalId\":248104,\"journal\":{\"name\":\"Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)\",\"volume\":\"53 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTEST.1999.766708\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTEST.1999.766708","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
As part of the IEEE standardization activities of P1500, a language is being defined for embedded core test to enable the reuse of intellectual property in a system on a chip environment. A Core Test Description Language (CTL) is being proposed as an industry standard method for capturing and expressing test related information for reusable cores. This paper discusses the scope of the standardization activity.