将热压缩模型集成到印刷布线组件的有限元模拟中

D. Haller, K. Neumaier, S.H. Khan, K. Grattan
{"title":"将热压缩模型集成到印刷布线组件的有限元模拟中","authors":"D. Haller, K. Neumaier, S.H. Khan, K. Grattan","doi":"10.1109/STHERM.2004.1291334","DOIUrl":null,"url":null,"abstract":"In this paper a strategy for the integration of boundary condition independent (BCI) thermal compact models in board-level static thermal finite element (FE) analyses of printed wiring assemblies (PWA) is presented. This concept is an integral part of a software development project for automatic investigation of solder joint fatigue of surface mount devices (SMT). The overall automation process comprises data capture for PWA, layout data repair and session control for finite element analysis (FEA). Solder joint fatigue results from then-no-mechanical stresses. For this reason both board- and component-level thermal simulations are needed. Among other component descriptions BCI thermal compact models can be automatically incorporated into FE models replacing detail FE modeling of IC packages. This approach has been investigated in various test examples. A further application of this approach to transient simulations seems to be possible.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Integration of thermal compact models into finite element simulation of printed wiring assemblies\",\"authors\":\"D. Haller, K. Neumaier, S.H. Khan, K. Grattan\",\"doi\":\"10.1109/STHERM.2004.1291334\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a strategy for the integration of boundary condition independent (BCI) thermal compact models in board-level static thermal finite element (FE) analyses of printed wiring assemblies (PWA) is presented. This concept is an integral part of a software development project for automatic investigation of solder joint fatigue of surface mount devices (SMT). The overall automation process comprises data capture for PWA, layout data repair and session control for finite element analysis (FEA). Solder joint fatigue results from then-no-mechanical stresses. For this reason both board- and component-level thermal simulations are needed. Among other component descriptions BCI thermal compact models can be automatically incorporated into FE models replacing detail FE modeling of IC packages. This approach has been investigated in various test examples. A further application of this approach to transient simulations seems to be possible.\",\"PeriodicalId\":409730,\"journal\":{\"name\":\"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-03-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/STHERM.2004.1291334\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/STHERM.2004.1291334","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了在印制线路板板级静态热有限元分析中集成边界条件无关(BCI)热压缩模型的策略。这个概念是一个软件开发项目的一个组成部分,用于自动调查表面贴装设备(SMT)的焊点疲劳。整个自动化过程包括PWA的数据捕获,布局数据修复和有限元分析(FEA)的会话控制。焊点疲劳是由非机械应力引起的。因此,需要板级和组件级的热模拟。在其他组件描述中,BCI热压缩模型可以自动纳入有限元模型,取代IC封装的详细有限元建模。这种方法已经在各种测试示例中进行了研究。这种方法在瞬态模拟中的进一步应用似乎是可能的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Integration of thermal compact models into finite element simulation of printed wiring assemblies
In this paper a strategy for the integration of boundary condition independent (BCI) thermal compact models in board-level static thermal finite element (FE) analyses of printed wiring assemblies (PWA) is presented. This concept is an integral part of a software development project for automatic investigation of solder joint fatigue of surface mount devices (SMT). The overall automation process comprises data capture for PWA, layout data repair and session control for finite element analysis (FEA). Solder joint fatigue results from then-no-mechanical stresses. For this reason both board- and component-level thermal simulations are needed. Among other component descriptions BCI thermal compact models can be automatically incorporated into FE models replacing detail FE modeling of IC packages. This approach has been investigated in various test examples. A further application of this approach to transient simulations seems to be possible.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信