一种用于在数字集成电路测试仪之间传递时序设置的测试结构

L. Allodi, G. Chiorboli, G. Franco, C. Morandi, F. Venturi
{"title":"一种用于在数字集成电路测试仪之间传递时序设置的测试结构","authors":"L. Allodi, G. Chiorboli, G. Franco, C. Morandi, F. Venturi","doi":"10.1109/ICMTS.1993.292916","DOIUrl":null,"url":null,"abstract":"A test structure is designed in order to investigate an original procedure for accurately reproducing on a target automatic test equipment (ATE) for digital ICs the same timing setup used by a source ATE. The aim is to settle manufacturer/customer contestations. Implementation in a 2.4- mu m CMOS technology is reported, together with preliminary experimental results.<<ETX>>","PeriodicalId":123048,"journal":{"name":"ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures","volume":"48 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A test structure for transferring timing setup between digital IC testers\",\"authors\":\"L. Allodi, G. Chiorboli, G. Franco, C. Morandi, F. Venturi\",\"doi\":\"10.1109/ICMTS.1993.292916\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A test structure is designed in order to investigate an original procedure for accurately reproducing on a target automatic test equipment (ATE) for digital ICs the same timing setup used by a source ATE. The aim is to settle manufacturer/customer contestations. Implementation in a 2.4- mu m CMOS technology is reported, together with preliminary experimental results.<<ETX>>\",\"PeriodicalId\":123048,\"journal\":{\"name\":\"ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures\",\"volume\":\"48 3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-03-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMTS.1993.292916\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.1993.292916","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

设计了一种测试结构,以研究在数字集成电路的目标自动测试设备(ATE)上精确再现与源ATE使用的相同时序设置的原始程序。其目的是解决制造商/客户的争议。报道了在2.4 μ m CMOS技术上的实现,并给出了初步的实验结果
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A test structure for transferring timing setup between digital IC testers
A test structure is designed in order to investigate an original procedure for accurately reproducing on a target automatic test equipment (ATE) for digital ICs the same timing setup used by a source ATE. The aim is to settle manufacturer/customer contestations. Implementation in a 2.4- mu m CMOS technology is reported, together with preliminary experimental results.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信