采用高温溅射和原位真空退火技术制备0.15 /spl μ m CMOS的新型盐化钴工艺

K. Inoue, K. Mikagi, H. Abiko, T. Kikkawa
{"title":"采用高温溅射和原位真空退火技术制备0.15 /spl μ m CMOS的新型盐化钴工艺","authors":"K. Inoue, K. Mikagi, H. Abiko, T. Kikkawa","doi":"10.1109/IEDM.1995.499234","DOIUrl":null,"url":null,"abstract":"A new cobalt (Co) salicide technology using high-temperature sputtering and in-situ vacuum annealing process has been developed. This technology is a simple process without additional ion implantation and metal deposition to promote silicidation and to suppress oxidation of Co film. No line width dependence of sheet resistances was achieved down to for 0.15 /spl mu/m gate electrode and 0.33 /spl mu/m for diffusion layer. Sheet resistance of 11 /spl Omega//sq. for both gate electrode and diffusion layer was obtained with 5 nm thick Co film (CoSi/sub 2/ 17.5 nm). By using this technology, 0.15 /spl mu/m CMOS devices which have shallow junctions were successfully fabricated.","PeriodicalId":137564,"journal":{"name":"Proceedings of International Electron Devices Meeting","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"A new cobalt salicide technology for 0.15 /spl mu/m CMOS using high-temperature sputtering and in-situ vacuum annealing\",\"authors\":\"K. Inoue, K. Mikagi, H. Abiko, T. Kikkawa\",\"doi\":\"10.1109/IEDM.1995.499234\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new cobalt (Co) salicide technology using high-temperature sputtering and in-situ vacuum annealing process has been developed. This technology is a simple process without additional ion implantation and metal deposition to promote silicidation and to suppress oxidation of Co film. No line width dependence of sheet resistances was achieved down to for 0.15 /spl mu/m gate electrode and 0.33 /spl mu/m for diffusion layer. Sheet resistance of 11 /spl Omega//sq. for both gate electrode and diffusion layer was obtained with 5 nm thick Co film (CoSi/sub 2/ 17.5 nm). By using this technology, 0.15 /spl mu/m CMOS devices which have shallow junctions were successfully fabricated.\",\"PeriodicalId\":137564,\"journal\":{\"name\":\"Proceedings of International Electron Devices Meeting\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-12-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.1995.499234\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1995.499234","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

提出了一种高温溅射和原位真空退火法制备水化钴的新工艺。该工艺过程简单,不需要额外的离子注入和金属沉积来促进硅化和抑制Co膜的氧化。对于0.15 /spl mu/m栅极和0.33 /spl mu/m扩散层,片材电阻与线宽无相关性。板材电阻为11 /spl ω //sq。栅极和扩散层均采用5 nm厚的Co膜(CoSi/sub 2/ 17.5 nm)。利用该技术,成功制备了0.15 /spl μ m的浅结CMOS器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A new cobalt salicide technology for 0.15 /spl mu/m CMOS using high-temperature sputtering and in-situ vacuum annealing
A new cobalt (Co) salicide technology using high-temperature sputtering and in-situ vacuum annealing process has been developed. This technology is a simple process without additional ion implantation and metal deposition to promote silicidation and to suppress oxidation of Co film. No line width dependence of sheet resistances was achieved down to for 0.15 /spl mu/m gate electrode and 0.33 /spl mu/m for diffusion layer. Sheet resistance of 11 /spl Omega//sq. for both gate electrode and diffusion layer was obtained with 5 nm thick Co film (CoSi/sub 2/ 17.5 nm). By using this technology, 0.15 /spl mu/m CMOS devices which have shallow junctions were successfully fabricated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信