Jae-Hyung Kim, Dong-Nam Kim, Hoon Jang, Young-Chul Jo, Nam-Yong Kim, Seung-Geun Kang, Byung-Ju Lee, Dal-Soo Kim
{"title":"液晶显示器(LCD)面板互连系统中电气超应力(EOS)失效机制的思考","authors":"Jae-Hyung Kim, Dong-Nam Kim, Hoon Jang, Young-Chul Jo, Nam-Yong Kim, Seung-Geun Kang, Byung-Ju Lee, Dal-Soo Kim","doi":"10.1109/IEMT.2010.5746676","DOIUrl":null,"url":null,"abstract":"The IC industry has been paid a large amount of quality cost for Electrical Overstress(EOS) damages. This paper described the failure analysis procedure to find EOS source and the experimental methodology to verify the failure mechanism in the subsystems of the LCD panel interconnected with printed circuit boards.","PeriodicalId":133127,"journal":{"name":"2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A consideration on the Electrical Overstress(EOS) failure mechanism in the interconnection system of liquid crystal display(LCD) panel\",\"authors\":\"Jae-Hyung Kim, Dong-Nam Kim, Hoon Jang, Young-Chul Jo, Nam-Yong Kim, Seung-Geun Kang, Byung-Ju Lee, Dal-Soo Kim\",\"doi\":\"10.1109/IEMT.2010.5746676\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The IC industry has been paid a large amount of quality cost for Electrical Overstress(EOS) damages. This paper described the failure analysis procedure to find EOS source and the experimental methodology to verify the failure mechanism in the subsystems of the LCD panel interconnected with printed circuit boards.\",\"PeriodicalId\":133127,\"journal\":{\"name\":\"2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT)\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMT.2010.5746676\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.2010.5746676","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A consideration on the Electrical Overstress(EOS) failure mechanism in the interconnection system of liquid crystal display(LCD) panel
The IC industry has been paid a large amount of quality cost for Electrical Overstress(EOS) damages. This paper described the failure analysis procedure to find EOS source and the experimental methodology to verify the failure mechanism in the subsystems of the LCD panel interconnected with printed circuit boards.