J. Yau, Jin Cai, L. Shi, R. Dennard, Arvind Kumar, Katherine L. Sactlger, A. Reznicek, P. Solomon, Q. Ouyang, S. Koester, W. Haensch
{"title":"FDSOI CMOS双后门控制的性能和功率调制","authors":"J. Yau, Jin Cai, L. Shi, R. Dennard, Arvind Kumar, Katherine L. Sactlger, A. Reznicek, P. Solomon, Q. Ouyang, S. Koester, W. Haensch","doi":"10.1109/VTSA.2009.5159302","DOIUrl":null,"url":null,"abstract":"We demonstrate, for the first time, modulation of power-performance of a ring oscillator fabricated on thin-BOX (buried oxide) FD (fully-depleted) SOI using independent backgate controls for nFET and pFET. The thin BOX facilitates an effective modulation of ring characteristics with small (1–2V) independent backgate voltages. Leakage current per stage can be reduced by more than 100× with 30% increase of inverter delay. In addition, the inverter delay can be improved by 15% with 2× increase of the stand-by current. Compatible with conventional CMOS process, our results suggest the baekgate technology, an additional knob for power/performance optimization and variability control, is attractive for continued CMOS scaling.","PeriodicalId":309622,"journal":{"name":"2009 International Symposium on VLSI Technology, Systems, and Applications","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2009-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"FDSOI CMOS with dual backgate control for performance and power modulation\",\"authors\":\"J. Yau, Jin Cai, L. Shi, R. Dennard, Arvind Kumar, Katherine L. Sactlger, A. Reznicek, P. Solomon, Q. Ouyang, S. Koester, W. Haensch\",\"doi\":\"10.1109/VTSA.2009.5159302\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We demonstrate, for the first time, modulation of power-performance of a ring oscillator fabricated on thin-BOX (buried oxide) FD (fully-depleted) SOI using independent backgate controls for nFET and pFET. The thin BOX facilitates an effective modulation of ring characteristics with small (1–2V) independent backgate voltages. Leakage current per stage can be reduced by more than 100× with 30% increase of inverter delay. In addition, the inverter delay can be improved by 15% with 2× increase of the stand-by current. Compatible with conventional CMOS process, our results suggest the baekgate technology, an additional knob for power/performance optimization and variability control, is attractive for continued CMOS scaling.\",\"PeriodicalId\":309622,\"journal\":{\"name\":\"2009 International Symposium on VLSI Technology, Systems, and Applications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Symposium on VLSI Technology, Systems, and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTSA.2009.5159302\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Symposium on VLSI Technology, Systems, and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.2009.5159302","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FDSOI CMOS with dual backgate control for performance and power modulation
We demonstrate, for the first time, modulation of power-performance of a ring oscillator fabricated on thin-BOX (buried oxide) FD (fully-depleted) SOI using independent backgate controls for nFET and pFET. The thin BOX facilitates an effective modulation of ring characteristics with small (1–2V) independent backgate voltages. Leakage current per stage can be reduced by more than 100× with 30% increase of inverter delay. In addition, the inverter delay can be improved by 15% with 2× increase of the stand-by current. Compatible with conventional CMOS process, our results suggest the baekgate technology, an additional knob for power/performance optimization and variability control, is attractive for continued CMOS scaling.