IBM ES/9000嵌入式工程变更建模验证(MCM)

C. Selinger, C. Vakirtzis
{"title":"IBM ES/9000嵌入式工程变更建模验证(MCM)","authors":"C. Selinger, C. Vakirtzis","doi":"10.1109/MCMC.1992.201476","DOIUrl":null,"url":null,"abstract":"Buried engineering change (BEC) is a method of laying out engineering change (EC) wires within a multichip module (MCM) at the original building time for later use. The authors discuss the modeling used to accurately predict delay, validate electrical integrity, and add a degree of flexibility to the wiring process. The purpose of developing this BEC modeling methodology was to provide fast, accurate electrical verification and timing without using slower circuit modeling tools on individual nets. By modeling classes of nets an equivalent model concept was developed that provided fast timing and verification of all nets. This modeling methodology centers around maintaining the original modeling structure for a net that is physically different when engineering-changed. The IBM ES/9000 timing and verification tools accurately predicted net timing for BEC nets.<<ETX>>","PeriodicalId":202574,"journal":{"name":"Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92","volume":"23 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-03-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"IBM ES/9000 buried engineering change modeling for verification (MCM)\",\"authors\":\"C. Selinger, C. Vakirtzis\",\"doi\":\"10.1109/MCMC.1992.201476\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Buried engineering change (BEC) is a method of laying out engineering change (EC) wires within a multichip module (MCM) at the original building time for later use. The authors discuss the modeling used to accurately predict delay, validate electrical integrity, and add a degree of flexibility to the wiring process. The purpose of developing this BEC modeling methodology was to provide fast, accurate electrical verification and timing without using slower circuit modeling tools on individual nets. By modeling classes of nets an equivalent model concept was developed that provided fast timing and verification of all nets. This modeling methodology centers around maintaining the original modeling structure for a net that is physically different when engineering-changed. The IBM ES/9000 timing and verification tools accurately predicted net timing for BEC nets.<<ETX>>\",\"PeriodicalId\":202574,\"journal\":{\"name\":\"Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92\",\"volume\":\"23 6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-03-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1992.201476\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1992.201476","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

埋地工程变更(BEC)是在多芯片模块(MCM)初始构建时在其内部布设工程变更(EC)导线以备后续使用的一种方法。作者讨论了用于准确预测延迟的建模,验证电气完整性,并为布线过程增加一定程度的灵活性。开发这种BEC建模方法的目的是提供快速,准确的电气验证和定时,而无需在单个网络上使用较慢的电路建模工具。通过对网络类进行建模,提出了一种等效模型概念,可提供对所有网络的快速定时和验证。这种建模方法以维护网络的原始建模结构为中心,当工程发生变化时,该结构在物理上是不同的。IBM ES/9000定时和验证工具可准确预测BEC网的定时。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
IBM ES/9000 buried engineering change modeling for verification (MCM)
Buried engineering change (BEC) is a method of laying out engineering change (EC) wires within a multichip module (MCM) at the original building time for later use. The authors discuss the modeling used to accurately predict delay, validate electrical integrity, and add a degree of flexibility to the wiring process. The purpose of developing this BEC modeling methodology was to provide fast, accurate electrical verification and timing without using slower circuit modeling tools on individual nets. By modeling classes of nets an equivalent model concept was developed that provided fast timing and verification of all nets. This modeling methodology centers around maintaining the original modeling structure for a net that is physically different when engineering-changed. The IBM ES/9000 timing and verification tools accurately predicted net timing for BEC nets.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信