内置自测试方法,用于中到高分辨率数模转换器

Karim Arabi, B. Kaminska, J. Rzeszut
{"title":"内置自测试方法,用于中到高分辨率数模转换器","authors":"Karim Arabi, B. Kaminska, J. Rzeszut","doi":"10.1109/ATS.1994.367203","DOIUrl":null,"url":null,"abstract":"A test approach and circuitry suitable for built-in self-test (BIST) of medium to high-resolution digital-to-analog (D/A) converter are described. Offset, gain, linearity and differential linearity errors are tested without using mixed-mode or logic test equipment. The proposed BIST structure presents a compromise between test cost, area overhead and test time. The BIST circuitry has been designed using CMOS 1.2 /spl mu/m technology. The simulations performed show that the BIST is applicable for testing D/A converters up to 16-bits resolution. By a minor modification the test structure would be able to localize the fail situation and to test all D/A converters on the chip.<<ETX>>","PeriodicalId":182440,"journal":{"name":"Proceedings of IEEE 3rd Asian Test Symposium (ATS)","volume":"30 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A built-in self-test approach for medium to high-resolution digital-to-analog converters\",\"authors\":\"Karim Arabi, B. Kaminska, J. Rzeszut\",\"doi\":\"10.1109/ATS.1994.367203\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A test approach and circuitry suitable for built-in self-test (BIST) of medium to high-resolution digital-to-analog (D/A) converter are described. Offset, gain, linearity and differential linearity errors are tested without using mixed-mode or logic test equipment. The proposed BIST structure presents a compromise between test cost, area overhead and test time. The BIST circuitry has been designed using CMOS 1.2 /spl mu/m technology. The simulations performed show that the BIST is applicable for testing D/A converters up to 16-bits resolution. By a minor modification the test structure would be able to localize the fail situation and to test all D/A converters on the chip.<<ETX>>\",\"PeriodicalId\":182440,\"journal\":{\"name\":\"Proceedings of IEEE 3rd Asian Test Symposium (ATS)\",\"volume\":\"30 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-11-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of IEEE 3rd Asian Test Symposium (ATS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ATS.1994.367203\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE 3rd Asian Test Symposium (ATS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATS.1994.367203","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

介绍了一种适用于中分辨率数模转换器内置自检的测试方法和电路。不使用混合模式或逻辑测试设备测试偏置、增益、线性和差分线性误差。所提出的BIST结构在测试成本、面积开销和测试时间之间取得了折衷。BIST电路采用CMOS 1.2 /spl mu/m技术设计。仿真结果表明,该方法适用于测试16位分辨率的D/A转换器。通过一个小的修改,测试结构将能够定位故障情况,并测试芯片上的所有D/ a转换器
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A built-in self-test approach for medium to high-resolution digital-to-analog converters
A test approach and circuitry suitable for built-in self-test (BIST) of medium to high-resolution digital-to-analog (D/A) converter are described. Offset, gain, linearity and differential linearity errors are tested without using mixed-mode or logic test equipment. The proposed BIST structure presents a compromise between test cost, area overhead and test time. The BIST circuitry has been designed using CMOS 1.2 /spl mu/m technology. The simulations performed show that the BIST is applicable for testing D/A converters up to 16-bits resolution. By a minor modification the test structure would be able to localize the fail situation and to test all D/A converters on the chip.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信